XIO2000 datasheet(101/150 Pages) TI

101 / 150 page

PCI Express Extended Configuration Space

November 2005

SCPS097B

5.3

Uncorrectable Error Status Register

The uncorrectable error status register reports the status of individual errors as they occur on the primary PCI

Express interface. Software may only clear these bits by writing a 1b to the desired location. See Table 5−2

for a complete description of the register contents.

PCI Express extended register offset:

104h

Read-only, Read/Clear

Default value:

0000h

BIT NUMBER

RESET STATE

BIT NUMBER

RESET STATE

Table 5−2. Uncorrectable Error Status Register Description

BIT

FIELD NAME

ACCESS

DESCRIPTION

31:21

RSVD

Reserved. Returns 000 0000 0000b when read.

20†

UR_ERROR

RCU

Unsupported request error. This bit is asserted when an unsupported request is received.

19†

ECRC_ERROR

RCU

Extended CRC error. This bit is asserted when an extended CRC error is detected.

18†

MAL_TLP

RCU

Malformed TLP. This bit is asserted when a malformed TLP is detected.

17†

RX_OVERFLOW

RCU

Receiver overflow. This bit is asserted when the flow control logic detects that the transmitting

device has illegally exceeded the number of credits that were issued.

16†

UNXP_CPL

RCU

Unexpected completion. This bit is asserted when a completion packet is received that does

not correspond to an issued request.

15†

CPL_ABORT

RCU

Completer abort. This bit is asserted when the bridge signals a completer abort.

14†

CPL_TIMEOUT

RCU

Completion time-out. This bit is asserted when no completion has been received for an issued

request before the time-out period.

13†

FC_ERROR

RCU

Flow control error. This bit is asserted when a flow control protocol error is detected either

during initialization or during normal operation.

12†

PSN_TLP

RCU

Poisoned TLP. This bit is asserted when a poisoned TLP is received.

11:5

RSVD

Reserved. Returns 000 0000b when read.

4†

DLL_ERROR

RCU

Data link protocol error. This bit is asserted if a data link-layer protocol error is detected.

3:0

RSVD

Reserved. Returns 0h when read.

† These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.

XIO2000 데이터시트(PDF) 101 Page - Texas Instruments

XIO2000 데이터시트(HTML) 101 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL