전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

XIO2000 데이터시트(PDF) 143 Page - Texas Instruments

부품명 XIO2000
상세설명  XIO2000 PCI Express to PCI Bus Translation Bridge
PDF  150 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

XIO2000 데이터시트(HTML) 143 Page - Texas Instruments

Back Button XIO2000 Datasheet HTML 139Page - Texas Instruments XIO2000 Datasheet HTML 140Page - Texas Instruments XIO2000 Datasheet HTML 141Page - Texas Instruments XIO2000 Datasheet HTML 142Page - Texas Instruments XIO2000 Datasheet HTML 143Page - Texas Instruments XIO2000 Datasheet HTML 144Page - Texas Instruments XIO2000 Datasheet HTML 145Page - Texas Instruments XIO2000 Datasheet HTML 146Page - Texas Instruments XIO2000 Datasheet HTML 147Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 143 / 150 page
background image
Electrical Characteristics
131
November 2005
SCPS097B
7.8
PCI Clock Timing Requirements Over Recommended Operating Conditions
PARAMETER
33 MHZ
66 MHZ
UNITS
PARAMETER
MIN
MAX
MIN
MAX
UNITS
tc
Cycle time, CLK
30
1
15
30
ns
twH
Pulse duration (width), CLK high
11
6
ns
twL
Pulse duration (width), CLK low
11
6
ns
trise
tfall
Slew rate, CLK
1.5
4
1.5
4
V/ns
tdc
CLKOUT6:0 duty cycle
40%
60%
40%
60%
tskew
CLKOUT6:0 skew between clock outputs
0.5
0.5
ns
tsu
Setup time, CLKOUT6:0 stable before PRST is deasserted
100
100
µs
7.9
PCI Bus Timing Requirements Over Recommended Operating Conditions
PARAMETER
TEST
33 MHZ
66 MHZ
UNITS
PARAMETER
TEST
CONDITION
MIN
MAX
MIN
MAX
UNITS
tpd
CLK to shared signal valid propagation delay time
CL = 50 pF
11
ns
tpd
CLK to shared signal valid propagation delay time
CL = 30 pF
6
ns
tpd
CLK to shared signal invalid propagation delay time
CL = 50 pF
2
ns
tpd
CLK to shared signal invalid propagation delay time
CL = 30 pF
1
ns
ton
Enable time, high-impedance-to-active delay time from CLK
CL = 50 pF
2
ns
ton
Enable time, high-impedance-to-active delay time from CLK
CL = 30 pF
1
ns
toff
Disable time, active-to-high-impedance delay time from CLK
CL = 50 pF
28
ns
toff
Disable time, active-to-high-impedance delay time from CLK
CL = 30 pF
14
ns
tsu
Setup time on shared signals before CLK valid (rising edge)
7
3
ns
th
Hold time on shared signals after CLK valid (rising edge)
0
0
ns
Note: The PCI shared signals are AD31:0, C/BE3:0, FRAME, TRDY, IRDY, STOP, IDSEL, DEVSEL,
LOCK, SERIRQ, PAR, PERR, SERR, and CLKRUN.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com