| 전자부품 데이터시트 검색엔진 |
|
ES9218P 데이터시트(PDF) 77 Page - ESS Technology,Inc |
|
|
|||||||||||||||||||||||||||||
ES9218P 데이터시트(HTML) 77 Page - ESS Technology,Inc |
|
77 / 101 page ![]() ES9218P Datasheet CONFIDENTIAL ADVANCE INFORMATION 1.8 December 6, 2018 77 ESS TECHNOLOGY, INC. 237 South Hillview Drive, Milpitas, CA 95035, USA Tel (408) 643-8800 • Fax (408) 643-8801 Register 49-51: Automatic Clock Gearing Thresholds (0x31 – 0x33) Bits [23:12] [11:0] Mnemonic clk_gear_max_thresh clk_gear_min_thresh Default 12’d220 12’d98 Bit Mnemonic Description [23:12] clk_gear_max_thresh Selects the maximum number of CLK/2 pulses per 1fs that must be counted before the clock gear is automatically increased (CLK is slowed down). [11:0] clk_gear_min_thresh Selects the minimum number of CLK/2 pulses per 1fs that must be counted before the clock gear is automatically decreased (CLK is sped up). This value should always be 98 or larger so that the minimum CLK oversampling factor is achieved. Note: The Automatic Clock Gearing Thresholds registers must be written from LSB to MSB in their e ntirety to be latched correctly. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |