| 전자부품 데이터시트 검색엔진 |
|
ST7LUS5 데이터시트(PDF) 49 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7LUS5 데이터시트(HTML) 49 Page - STMicroelectronics |
|
49 / 124 page ![]() ST7LUS5, ST7LU05, ST7LU09 Power saving modes 49/124 The compatibility of Watchdog operation with Halt mode is configured by the “WDGHALT” option bit of the option byte. The HALT instruction when executed while the Watchdog system is enabled, can generate a Watchdog RESET (see Section 14.1 on page 114 for more details). Figure 21. HALT timing overview 1. A reset pulse of at least 42µs must be applied when exiting from Halt mode. HALT RUN RUN 64 CPU CYCLE DELAY RESET(1) OR INTERRUPT HALT INSTRUCTION FETCH VECTOR [Active Halt disabled] |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |