ST20-GP6 datasheet(72/123 Pages) STMICROELECTRONICS

72 / 123 page

ST20-GP6

72/123

that an update of the registers is in progress. A new value must not be written to the RTC counters

until this status bit clears (up to two RTC clock cycles later).

WDTclear registers

The watchdog counter is cleared by writing to two registers (

WDTclearA and WDTclearB regis-

ters). Each of these must have the correct values (0xA and 0x5, respectively) written to them in

either order to clear the counter.

WDTstatus register

The

WDTstatus register can be read to determine if the device was reset by the notRST input or

by a watchdog time-out. This status bit is reset

only by the

notRST input to the chip.

RTCstatus

RTC/WDT base address + #08

Read

Bit

Bit ﬁeld

Function

RESERVED

Always returns 0.

Indicates whether an update of the registers is in progress.

0 = RTCweeks and RTCmilliseconds registers can be written;

1 = RTC update in progress. RTCweeks and RTCmilliseconds registers

cannot be

written

Table 12.4

RTCstatus register format

WDTclearA

RTC/WDT base address + #10

Write

Bit

Bit ﬁeld

Function

3:0

WDTclearA

First WDT clear address. Write 0xA.

Table 12.5

WDTclearA register format

WDTclearB

RTC/WDT base address + #14

Write

Bit

Bit ﬁeld

Function

3:0

WDTclearB

Second WDT clear address. Write 0x5.

Table 12.6

WDTclearB register format

WDTstatus

RTC/WDT base address + #18

Read

Bit

Bit ﬁeld

Function

WDTstatus

Watchdog timer status ﬂag.

0 = chip reset normally (by an external

notRST)

1 = chip reset by watchdog timer

Table 12.7

WDTstatus register format

ST20-GP6 데이터시트(PDF) 72 Page - STMicroelectronics

ST20-GP6 데이터시트(HTML) 72 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL