| 전자부품 데이터시트 검색엔진 |
|
ST20-GP6 데이터시트(PDF) 8 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST20-GP6 데이터시트(HTML) 8 Page - STMicroelectronics |
|
8 / 123 page ![]() ST20-GP6 8/123 Figure 2.1 ST20-GP6 architectural block diagram Memory subsystem The ST20-GP6 on-chip memory system provides 60 Mbytes/s internal data bandwidth, supporting pipelined 2-cycle internal memory access at 30 ns cycle times. The ST20-GP6 memory system consists of SRAM, ROM and a programmable external memory interface (EMI). GPS radio 12 channel GPS Low controller power Real time clock Programmable memory interface 128K 64K SRAM ST20-GP6 ST20 CPU Interrupt controller Serial communications Parallel input/output . 2 UART hardware DSP 16 Interrupts User position output in ASCII . . ROM Diagnostic control unit Test access port System services Reset Clock |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |