 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ST20-GP6 데이터시트(PDF) 92 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST20-GP6 데이터시트(HTML) 92 Page - STMicroelectronics |
|
|
92 / 123 page  ST20-GP6 92/123 ASCIntEnable register The ASCIntEnable register enables a source of interrupt. Interrupts will occur when a status bit in the ASCStatus register is 1, and the corresponding bit in the ASCIntEnable register is 1.* ASCIntEnable ASC base address + #10 Read/Write Bit Bit field Function 0 RxBufFullIE Receiver buffer full interrupt enable 1 TxEmptyIE Transmitter empty interrupt enable 2 TxHalfEmptyIE Transmitter buffer half empty interrupt enable 3 ParityErrorIE Parity error interrupt enable 4 FrameErrorIE Framing error interrupt enable 5 OverrunErrorIE Overrun error interrupt enable 6 TimeoutNotEmpty IE Timeout not empty interrupt enable 7 TimeoutIdleIE Timeout idle interrupt enable 8 RxHalfFullIE Receiver buffer half full interrupt enable 15:9 RESERVED. Write 0, will read back 0. Table 15.5 ASCIntEnable register format |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
