전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST20-GP6 데이터시트(PDF) 82 Page - STMicroelectronics

부품명 ST20-GP6
상세설명  GPS PROCESSOR
PDF  123 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST20-GP6 데이터시트(HTML) 82 Page - STMicroelectronics

Back Button ST20-GP6 Datasheet HTML 78Page - STMicroelectronics ST20-GP6 Datasheet HTML 79Page - STMicroelectronics ST20-GP6 Datasheet HTML 80Page - STMicroelectronics ST20-GP6 Datasheet HTML 81Page - STMicroelectronics ST20-GP6 Datasheet HTML 82Page - STMicroelectronics ST20-GP6 Datasheet HTML 83Page - STMicroelectronics ST20-GP6 Datasheet HTML 84Page - STMicroelectronics ST20-GP6 Datasheet HTML 85Page - STMicroelectronics ST20-GP6 Datasheet HTML 86Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 82 / 123 page
background image
ST20-GP6
82/123
15 UART interface (ASC)
The UART interface, also referred to as the Asynchronous Serial Controller (ASC), provides serial
communication between the ST20-GP6 and other microcontrollers, microprocessors or external
peripherals.
The ASC supports full-duplex asynchronous communication. Eight or nine bit data transfer, parity
generation, and the number of stop bits are programmable. Parity, framing, and overrun error
detection are provided to increase the reliability of data transfers. Transmission and reception of
data can simply be double-buffered, or16-deep fifos may be used. For multiprocessor communica-
tions, a mechanism to distinguish the address from the data bytes is included. Testing is supported
by a loop-back option. A 16-bit baud rate generator provides the ASC with a separate serial clock
signal.
15.1 Functionality
The ASC supports full-duplex asynchronous communication, where both the transmitter and the
receiver use the same data frame format and the same baud rate. Data is transmitted on the
TXD
pin and received on the
RXD pin.
Data frames
8-bit data frames either consist of:
•
eight data bits
D0-7 (by setting the Mode bit field to 001);
•
seven data bits
D0-6 plus an automatically generated parity bit (by setting the Mode bit field
to 011).
Parity may be odd or even, depending on the
ParityOdd bit in the ASCControl register. An even
parity bit will be set, if the modulo-2-sum of the seven data bits is 1. An odd parity bit will be cleared
in this case.
Figure 15.1 8-bit data frames
9-bit data frames either consist of:
•
nine data bits
D0-8 (by setting the Mode bit field to 100);
•
eight data bits
D0-7 plus an automatically generated parity bit (by setting the Mode bit field
to 111);
•
eight data bits
D0-7 plus a wake-up bit (by setting the Mode bit field to 101).
start
bit
D0
D1
D2
D3
D4
D5
D6
8th
bit
(LSB)
1st
stop
bit
2nd
stop
bit
• Data bit (D7)
• Parity bit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com