| 전자부품 데이터시트 검색엔진 |
|
HC05V7GRS/D 데이터시트(PDF) 126 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
HC05V7GRS/D 데이터시트(HTML) 126 Page - NXP Semiconductors |
|
126 / 170 page ![]() SECTION 15: MESSAGE DATA LINK CONTROLLER Page 112 MC68HC05V7 Specification Rev. 1.0 15.5 MDLC MUX INTERFACE The MUX Interface is responsible for bit encoding/decoding and digital noise filtering between the Protocol Handler and the Physical Interface. 15.5.1 Rx DIGITAL FILTER The Receiver section of the MDLC includes a digital low pass filter to remove narrow noise pulses from the incoming message. An outline of the digital filter is shown below. Physical Interface To CPU Protocol Handler MUX Interface CPU Interface Rx/Tx Buffers To J1850 Bus MDLC Figure 15-9: MDLC Rx Digital Filter Block 4-Bit Up/Down Counter Data Latch up/down = 15 s q Filtered Rx Data Out MUX Interface Clock Input Sync dq Rx Data from Physical Interface (RxP) = 0 r Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |