전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

HC705RC17GRS/D 데이터시트(PDF) 84 Page - NXP Semiconductors

부품명 HC705RC17GRS/D
상세설명  The MC68HC705RC17 is a general-purpose, low-cost addition to the M68HC05 Family of microcontroller units (MCUs) and is suitable for remote control applications.
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC705RC17GRS/D 데이터시트(HTML) 84 Page - NXP Semiconductors

Back Button HC705RC17GRS/D Datasheet HTML 80Page - NXP Semiconductors HC705RC17GRS/D Datasheet HTML 81Page - NXP Semiconductors HC705RC17GRS/D Datasheet HTML 82Page - NXP Semiconductors HC705RC17GRS/D Datasheet HTML 83Page - NXP Semiconductors HC705RC17GRS/D Datasheet HTML 84Page - NXP Semiconductors HC705RC17GRS/D Datasheet HTML 85Page - NXP Semiconductors HC705RC17GRS/D Datasheet HTML 86Page - NXP Semiconductors HC705RC17GRS/D Datasheet HTML 87Page - NXP Semiconductors HC705RC17GRS/D Datasheet HTML 88Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 84 / 126 page
background image
Phase-Locked Loop (PLL) Synthesizer
General Release Specification
MC68HC705RC17 — Rev. 2.0
Phase-Locked Loop (PLL) Synthesizer
Figure 10-1. PLL Circuit
To change PLL frequencies, follow this 6-step procedure:
1. Clear BCS to enable the low frequency bus rate
2. Clear PLLON to disable the PLL and select manual high
bandwidth
3. Select the speed using PS1 and PS0
4. Set PLLON to enable the PLL
5. Wait a time of 90% tPLLS for the PLL frequency to stabilize and
select manual low bandwidth, wait another 10% tPLLS
NOTE:
Typically, tPLLS equals 10 ms.
6. Set BCS to switch to the high-frequency bus rate
The user cannot switch among the high speeds with the BCS bit set.
Following the procedure above will prevent possible bursts of high
frequency operation during the re-configuration of the PLL.
Whenever the PLL is first enabled, the wide bandwidth mode is used.
This enables the PLL frequency to ramp up quickly. When the output
frequency is near the desired frequency, the filter is switched to the
narrow bandwidth mode to make the final frequency more stable.
LOOP FILTER
VCO
PHASE
PCOMP
PLLOUT
FREQUENCY
DIVIDER
t
FB
OSC1
XFC
CRYSTAL
OSCILLATOR
PS1
PS0
TO CLOCK
V
DDSYN
DETECT
GENERATION
CIRCUITRY
CLOCK
SELECT
BCS
t
REF
0.1
µF
0.1
µF
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com