전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DSP56600FM/AD 데이터시트(PDF) 47 Page - NXP Semiconductors

부품명 DSP56600FM/AD
상세설명  INTEGRATED CELLULAR BASEBAND PROCESSOR
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

DSP56600FM/AD 데이터시트(HTML) 47 Page - NXP Semiconductors

Back Button DSP56600FM/AD Datasheet HTML 43Page - NXP Semiconductors DSP56600FM/AD Datasheet HTML 44Page - NXP Semiconductors DSP56600FM/AD Datasheet HTML 45Page - NXP Semiconductors DSP56600FM/AD Datasheet HTML 46Page - NXP Semiconductors DSP56600FM/AD Datasheet HTML 47Page - NXP Semiconductors DSP56600FM/AD Datasheet HTML 48Page - NXP Semiconductors DSP56600FM/AD Datasheet HTML 49Page - NXP Semiconductors DSP56600FM/AD Datasheet HTML 50Page - NXP Semiconductors DSP56600FM/AD Datasheet HTML 51Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 76 page
background image
DSP56652
Internal Clocks
Preliminary
MOTOROLA
DSP56652 Technical Data Sheet
2-5
INTERNAL CLOCKS
For each occurrence of TDH, TDL, TDC, or IDCYC, substitute with the numbers in
Table 2-6
. DF, MF, and PDF are the DSP PLL division, multiplication, and pre-
division factors set in registers.
Table 2-5
DSP Clocks
Characteristics
Symbol
Min
Max
Unit
Input frequency to the DSP PLL
EfD
0
16.8
MHz
DSP PLL input clock cycle time
¥ with PLL disabled
¥ with PLL enabled
ETDC
59.5
59.5
¥
273100
ns
ns
Table 2-6
Internal DSP Clocks
Characteristics
Symbol
Expression
Internal DSP operation frequency with PLL enabled
fD
(EfD
´ MF) / (PDF ´ DF)
Internal DSP operation frequency with PLL
disabled
fD
EfD/2
Internal DSP clock high period
¥ with PLL disabled
¥ with PLL enabled and MF
£ 4
¥ with PLL enabled and MF > 4
TDH
ETDC
(Min) 0.49
´ ETDC ´ PDF ´ DF/MF
(Max) 0.51
´ ETDC ´ PDF ´ DF/MF
(Min) 0.47
´ ETDC ´ PDF ´ DF/MF
(Max) 0.53
´ ETDC ´ PDF ´ DF/MF
Internal clock low period
¥ with PLL disabled
¥ with PLL enabled and MF
£ 4
¥ with PLL enabled and MF > 4
TDL
ETDC
(Min) 0.49
´ ETDC ´ PDF ´ DF/MF
(Max) 0.51
´ ETDC ´ PDF ´ DF/MF
(Min) 0.47
´ ETDC ´ PDF ´ DF/MF
(Max) 0.53
´ ETDC ´ PDF ´ DF/MF
Internal clock cycle time with PLL enabled
TDC
ETDC ´ PDF ´ DF/MF
Internal clock cycle time with PLL disabled
TDC
2
´ ETDC
DSP Instruction cycle time
IDCYC
TDC
Table 2-7
MCU Clocks
Characteristics
Symbol
Min
Max
Unit
Frequency of the internal MCU-CLK clock
fM
0
16.8
MHz
Internal MCU-CLK clock cycle time
TMC
59.5
¥
ns
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com