 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
DA9210 데이터시트(PDF) 21 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
DA9210 데이터시트(HTML) 21 Page - Renesas Technology Corp |
|
|
21 / 98 page  DA9210 DA9210 Multi-Phase 12 A DC-DC Buck Converter Company Confidential Datasheet Revision 2.3 28-Feb-2022 CFR0011-120-00 21 of 96 © 2022 Renesas Electronics Parameter Description Test conditions Min Typ Max Unit tH_STA Start condition hold time 160 ns tW_CL SCL low time 160 ns tW_CH SCL high time 60 ns tR 2-wire SCL and SDA rise time (input requirement) 160 ns tF 2-wire SCL and SDA fall time (input requirement) 160 ns tSU_D Data set-up time 10 ns tH_D Data hold-time 0 ns tSU_STO Start condition hold time 160 ns Note 1 Minimum clock frequency is 10 kHz if 2WIRE_TO is enabled 8.3 4-WIRE Control Bus Figure 4: 4-WIRE Bus Timing NOTE The above timing is valid for active low and high CS. Table 11: 4-WIRE Interface Electrical Characteristics Parameter Description Label in Plot Min Typ Max Unit CLD Bus line capacitive load 100 pF tC Cycle time 1 70 ns tCSS Enable lead time 2, from CS active to first SK edge 20 ns tSCS Enable lag time 3, from last SK edge to CS idle 20 ns |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
