전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ZAMC4100GA2R 데이터시트(PDF) 38 Page - Renesas Technology Corp

부품명 ZAMC4100GA2R
상세설명  Actuator and Motor Controller
PDF  156 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

ZAMC4100GA2R 데이터시트(HTML) 38 Page - Renesas Technology Corp

Back Button ZAMC4100GA2R Datasheet HTML 34Page - Renesas Technology Corp ZAMC4100GA2R Datasheet HTML 35Page - Renesas Technology Corp ZAMC4100GA2R Datasheet HTML 36Page - Renesas Technology Corp ZAMC4100GA2R Datasheet HTML 37Page - Renesas Technology Corp ZAMC4100GA2R Datasheet HTML 38Page - Renesas Technology Corp ZAMC4100GA2R Datasheet HTML 39Page - Renesas Technology Corp ZAMC4100GA2R Datasheet HTML 40Page - Renesas Technology Corp ZAMC4100GA2R Datasheet HTML 41Page - Renesas Technology Corp ZAMC4100GA2R Datasheet HTML 42Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 156 page
background image
ZAMC4100 Datasheet
© 2016 Integrated Device Technology, Inc.
38
January 26, 2016
3.3.
Watchdog Timer (WDT)
The ZAMC4100 has a watchdog timer implemented in the SBC chip with the following features:
•
MCU reset and system reset generation
•
Running on the dedicated oscillator clock (125kHz)
•
8 programmable time-outs for MCU reset generation
•
4 settings for system reset generation
•
Configuration register lock bit for avoiding unintentional configuration changes
•
WDT clearing mechanism using bit toggling
•
WDT reset status bit showing the reset event (MCU or system reset)
•
Usage as a wake-up event during SLEEP and STANDBY Mode
3.3.1.
WDT Structure and Operation Principals
The watchdog timer (WDT) has a dedicated free running oscillator (OSCL), which allows operation even when the
main oscillator has stopped (e.g., in SLEEP Mode). The WDT structure is shown in Figure 3.4.
Figure 3.4 ZAMC4100 Watchdog Timer
Osc
125kHz
Divider
Postscaler
MCU reset
10ms
Postscaler
System reset
mcu_rst
sys_rst
WDT time-base
WDTEN
MWDPOS[2:0]
SWDPOS[1:0]
WDTCLR
3
2
en
clr
WDTPMEN
SLEEP
STBY
WDTIF
WDTIE
STBY
SLEEP
wake-up
STBY
wake-up
SLEEP
STBY
The WDT is configured and controlled via register WDTCONF (see Table 3.3). The WDT is enabled with bit
WDTEN = 1. Once enabled, it continuously generates 10ms periods that are counted by two post-scalers and two
time-out resets are generated:
1. Time-out for a MCU reset: after the configured time, the WDT resets the MCU.
2. Time-out for system reset: after the configured number of consecutive MCU resets, the WDT resets the
whole system (SBC and MCU chip).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com