| 전자부품 데이터시트 검색엔진 |
|
ZAMC4100GA2R 데이터시트(PDF) 104 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
ZAMC4100GA2R 데이터시트(HTML) 104 Page - Renesas Technology Corp |
|
104 / 156 page ![]() ZAMC4100 Datasheet © 2016 Integrated Device Technology, Inc. 104 January 26, 2016 4.2. Memory Organization The MCU contains two memory blocks: FLASH (program) memory and SRAM (data) memory. Together with the peripheral and system registers, their addresses are mapped as shown in Table 4.1. By default, the flash is mirrored to address 0x0. Software can change this and mirror the SRAM to address 0x0 instead by writing to the register field MEMSWAP in register SYS_MEMPORTCFG (see Table 4.6). Table 4.1 MCU Memory Map Address Description 0xFFFF_FFFF Reserved 0xE010_0000 0xE00F_FFFF Private Peripheral Bus; see the ARM® CORTEX™-M0 documentation for details 0xE000_0000 0xDFFF_FFFF Reserved 0x4000_1C00 0x4000_1BFF (SPI, SW-LIN) 0x4000_1800 0x4000_17FF GPIO 0x4000_1400 0x4000_13FF 32-Bit Timer 0x4000_1000 0x4000_0FFF FLASH Info Page 0x4000_0C00 0x4000_0BFF FLASH Controller 0x4000_0800 0x4000_07FF Reserved 0x4000_0400 0x4000_03FF System Management Unit 0x4000_0000 0x3FFF_FFFF Reserved 0x2000_0800 0x2000_07FF SRAM Bank 2KB 0x2000_0000 0x1FFF_FFFF Reserved 0x1000_8000 0x1000_7FFF FLASH Bank 32KB 0x1000_0000 0x0FFF_FFFF Reserved 0x0000_0000 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |