TMPR4955AF datasheet(57/168 Pages) TOSHIBA

부품명	TMPR4955AF

상세설명	64-Bit TX System RISC TX49 Family

PDF	168 Pages

Scroll/Zoom	100%

제조업체	TOSHIBA [Toshiba Semiconductor]

홈페이지	http://www.semicon.toshiba.co.jp/eng

Logo

57 / 168 page

Chapter 4 Clock Interface

4-1

Chapter 4.

Clock Interface

This chapter describes the clock signals (“clocks”) used in the TX4955A processor.

The subject matter includes basic system clocks, system timing parameters, operating the

TX4955A processor in reduced power (RP) mode, connecting clocks to a phase-locked system, and

connecting clocks to a system without phase locking.

4.1

Signal Terminology

The following terminology is used in this chapter (and book) when describing signals:

• Rising edge indicates a low-to-high transition.

• Falling edge indicates a high-to-low transition.

• Clock-to-Q delay is the amount of time it takes for a signal to move from the input of a

device (

clock) to the output of the device (Q).

Figure 4.1.1 and Figure 4.1.2 illustrate these terms.

Figure 4.1.1 Signal Transitions

Figure 4.1.2 Clock-to-Q Delay

single clock cycle

high-to-low transition

low-to-high transition

Clock-to-Q

delay

data in

data out

clock in

data in

data out

clock-to-Q

clock in

TMPR4955AF 데이터시트(PDF) 57 Page - Toshiba Semiconductor