TMPR4955AF datasheet(63/168 Pages) TOSHIBA

63 / 168 page

Chapter 5 Cache Organization

5-3

5.2.4

Instruction cache address field

Figure 5.2.2 shows the instruction cache address field. When 4-KB page size is in 32 KB

I-cache, the bit 12 of the physical Address and the Virtual Address must be same value.

Cache Tag Index

(8 bits)

Physical Tag

(24 bits )

Word

(2 bits)

Byte

(3 bits)

Figure 5.2.2 Instruction cache address field

5.2.5

Instruction cache configuration

Each line in the 4 ways of the instruction cache share F1, F0 replacement bits. Figure

5.2.3 shows the format of replacement bits. These bits are shared by way0, way1, way2 and

way3 for 32 KB cache, and indicate next set to which replacement will be directed; when

lock bit is set to 1, indicate this set is not locked.

Each line of instruction cache data has an associated 26-bit tag that contains a 24-bit

physical address, a single Lock bit and a single valid bit, except for the line in way0, which

has an 25-bit tag that excludes a lock bit. Figure 5.2.4 shows the formats of tag and data

pair.

F0:

FIFO replace bit 0

F1:

FIFO replace bit 1

Figure 5.2.3 Format of replacement bits

24 23

Format for way0

Format for way1, 2 and 3

P Tag

Data

P Tag

Data

L: Lock bit (1: enable, 0: disable)

V: Valid bit (1: valid, 0: invalid)

PTag: Physical tag (bit 35

∼12 of the physical address)

Data: Instruction cache data

Figure 5.2.4 Format of tag and data pair for I-cache

TMPR4955AF 데이터시트(PDF) 63 Page - Toshiba Semiconductor

TMPR4955AF 데이터시트(HTML) 63 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL