MC68340 datasheet(225/441 Pages) FREESCALE

225 / 441 page

5- 88

MC68340 USER’S MANUAL

MOTOROLA

Assertion of

IPIPE for a single clock cycle indicates the use of data from IRB. Regardless

of the presence of valid data in IRA, the contents of IRB are invalidated when

IPIPE is

asserted. If IRA contains valid data, the data is copied into IRB (IRA

⇒ IRB), and the IRB

stage is revalidated.

Assertion of

IPIPE for two clock cycles indicates the start of a new instruction and

subsequent replacement of data in IRC. This action causes a full advance of the pipeline

(IRB

⇒ IRC and IRA ⇒ IRB). IRA is refilled during the next instruction fetch bus cycle.

Data loaded into IRA propagates automatically through subsequent empty pipeline stages.

Signals that show the progress of instructions through IRB and IRC are necessary to

accurately monitor pipeline operation. These signals are provided by IRA and IRB validity

bits. When a pipeline advance occurs, the validity bit of the stage being loaded is set, and

the validity bit of the stage supplying the data is negated.

Because instruction execution is not timed to bus activity,

IPIPE is synchronized with the

system clock, not the bus. Figure 5-29 illustrates the timing in relation to the system clock.

...

IPIPE

EXTENSION

WORD USED

INSTRUCTION

START

EXTENSION

WORD USED

INSTRUCTION

START

IRB

IRC

IRB

IRC

CLKOUT

Figure 5-29. Instruction Pipeline Timing Diagram

IPIPE should be sampled on the falling edge of the clock. The assertion of IPIPE for a

single cycle after one or more cycles of negation indicates use of the data in IRB (advance

of IRA into IRB). Assertion for two clock cycles indicates that a new instruction has started

(IRB

⇒ IRC and IRA ⇒ IRB transfers have occurred). Loading IRC always indicates that

an instruction is beginning execution—the opcode is loaded into IRC by the transfer.

In some cases, instructions using immediate addressing begin executing and initiate a

second pipeline advance simultaneously at the same time.

IPIPE will not be negated

between the two indications, which implies the need for a state machine to track the state

IPIPE. The state machine can be resynchronized during periods of inactivity on the

signal.

5.6.3.3 OPCODE TRACKING DURING LOOP MODE.

IPIPE and IFETCH continue to

work normally during loop mode.

IFETCH indicates all instruction fetches up through the

point that data begins recirculating within the instruction pipeline.

IPIPE continues to

signal the start of instructions and the use of extension words even though data is being

recirculated internally.

IFETCH returns to normal operation with the first fetch after exiting

loop mode.

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

MC68340 데이터시트(PDF) 225 Page - Freescale Semiconductor, Inc

MC68340 데이터시트(HTML) 225 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL