STE10A datasheet(5/82 Pages) STMICROELECTRONICS

5 / 82 page

STE10/100A

Overview

5/82

1.2

Detailed features

FIFO

●

Provides independent transmission and receiving FIFOs, each 2k bytes long

●

Pre-fetches up to two transmit packets to minimize inter frame gap (IFG) to 0.96us

●

Retransmits collided packet without reload from host memory within 64 bytes.

●

Automatically retransmits FIFO under-run packet with maximum drain threshold until

3rd time retry failure threshold of next packet.

PCI interface

●

Provides 32-bit PCI bus master data transfer

●

Supports PCI clock with frequency from 0Hz to 33MHz

●

Supports network operation with PCI system clock from 20MHz to 33MHz

●

Provides performance meter and PCI bus master latency timer for tuning the threshold

to enhance the performance

●

Provides burst transmit packet interrupt and transmit/receive early interrupt to reduce

host CPU utilization

●

As bus master, supports memory-read, memory-read-line, memory-read-multiple,

memory-write, memory-write-and-invalidate command

●

Supports big or little endian byte ordering

EEPROM/Boot ROM interface

●

Provides writable flash ROM and EPROM as boot ROM, up to 128Kbit

●

Provides PCI to access boot ROM by byte, word, or double word

●

Re-writes flash boot ROM through I/O port by programming register

●

Provides serial interface for read/write 93C46 EEPROM

●

Automatically loads device ID, vendor ID, subsystem ID, subsystem vendor ID,

maximum-latency, and minimum-grand from the 64 byte contents of 93C46 after PCI

reset de-asserted

MAC/physical

●

Integrates the complete set of physical layer 100BASE-TX and 10BASE-T functions

●

Provides full-duplex operation in both 100Mbps and 10Mbps modes

●

Provides auto-negotiation (NWAY) function of full/half duplex operation for both 10 and

100 Mbps

●

Provides MLT-3 transceiver with DC restoration for base-line wander compensation

●

Provides transmit wave-shaper, receive filters, and adaptive equalizer

●

Provides MAC and transceiver (TXCVR) loop-back modes for diagnostic

●

Built-in stream cipher scrambler/ de-scrambler and 4B/5B encoder/decoder

●

Supports external transmit and receive transformer with 1:1 turn ratio

STE10A 데이터시트(PDF) 5 Page - STMicroelectronics

STE10A 데이터시트(HTML) 5 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

데이터시트 다운로드

링크 URL