| 전자부품 데이터시트 검색엔진 |
|
VC0736 데이터시트(PDF) 24 Page - NEXTCHIP Co,Ltd |
|
|
|||||||||||||||||||||||||||||
VC0736 데이터시트(HTML) 24 Page - NEXTCHIP Co,Ltd |
|
24 / 127 page ![]() NVP6124 Data sheet 02.11.2015 (REV 0.2) 22/125 4-CH AHD2.0 RX and 9-CH Audio Codec ■ Example of 148.5MHz(960H) D1 Data Output Mode with Channel ID 1. In case of VDO1 output port and VCLK1 output clock use. 2. Set VDO1 output(CH_OUT_SEL1,BANK1,0xC8[3:0] = 0x8) and VCLK1 output (VCLK1_SEL, BANK1,0xCC[6:4] = 0x6 or 0x7) . 3. Set Channel ID Type (Refer to CHID_TYPE(Bank0, 0x54[2:0]) Register Description) 4. And then NVP6124 generate 148.5MHz(960H) clock and data output (Figure 2.15) If you want to confirm the 148.5MHz Data using FPGA or Other device, Execute 5~11 item in next page. NVP6124 VDO1 VCLK01 27MHz clock input CH1 CH2 CH3 CH4 CH1 CH2 CH3 CH4 CH1 CH2 CH3 CH4 CH1 CH2 CH3 CH4 CH1 CH1 CH1 CH1 CH2 CH1 CH2 CH1 CH3 CH1 CH3 CH1 CH4 CH1 CH4 CH1 148.5MHz data output 148.5MHz clock 148.5MHz data output 37.125MHz data VIN1 VIN2 VIN3 VIN4 CH1 CH2 CH3 CH4 Figure 2.15. NVP6124 generate 148.5MHz(960H) clock and data output |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |