| 전자부품 데이터시트 검색엔진 |
|
VC0736 데이터시트(PDF) 18 Page - NEXTCHIP Co,Ltd |
|
|
|||||||||||||||||||||||||||||
VC0736 데이터시트(HTML) 18 Page - NEXTCHIP Co,Ltd |
|
18 / 127 page ![]() NVP6124 Data sheet 02.11.2015 (REV 0.2) 16/125 4-CH AHD2.0 RX and 9-CH Audio Codec 2.9. Output Format NVP6124 supports a format of standard ITU-R BT.656/1120(like) Ports of 4 is synchronized by each output clock(VCLK1~VCLK4). Phase of clock is controlled by VCLK_SEL(BANK1, 0xCC~0xCF[6:4]) and VCLK_DLY_SEL(BANK1, 0xCC~0xCF[3:0]). 2.9.1. ITU-R BT.656/1120(like) Format Codes of SAV and EAV are injected into data stream of ITU-R BT.656/1120(like) to indicate a start and a end of active. Note that a number of pixel for 1H active line is always constant regardless of the actual incoming line length. Therefore, variance of analog input signal is applied to a blank section except codes of EAV and SAV. Figure 2.7 shows data stream of ITU-R BT.656/1120(like) format. If length of 1H of analog input signal increase or decrease, number of pixel of 'A' increase or decrease. VCLK VDO[7:0] FF’h EAV Code SAV Code Cb Y Cr Y Cb Y Cr Y Active number of pixel Data A HACTIVE 00’h 00’h XY’h 80’h 10’h 80’h 10’h FF’h 00’h 00’h XY’h Figure 2.7. Region of active is constant |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |