전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

AD9957/PCBZ 데이터시트(PDF) 44 Page - Analog Devices

부품명 AD9957/PCBZ
상세설명  1 GSPS Quadrature Digital Upconverter with 18-Bit IQ Data Path and 14-Bit DAC
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD9957/PCBZ 데이터시트(HTML) 44 Page - Analog Devices

Back Button AD9957/PCBZ Datasheet HTML 40Page - Analog Devices AD9957/PCBZ Datasheet HTML 41Page - Analog Devices AD9957/PCBZ Datasheet HTML 42Page - Analog Devices AD9957/PCBZ Datasheet HTML 43Page - Analog Devices AD9957/PCBZ Datasheet HTML 44Page - Analog Devices AD9957/PCBZ Datasheet HTML 45Page - Analog Devices AD9957/PCBZ Datasheet HTML 46Page - Analog Devices AD9957/PCBZ Datasheet HTML 47Page - Analog Devices AD9957/PCBZ Datasheet HTML 48Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 60 page
background image
AD9957
Rev. 0 | Page 44 of 60
REGISTER MAP AND BIT DESCRIPTIONS
REGISTER MAP
Note that the highest number found in the Bit Range column for each register in the following tables is the MSB and the lowest number is
the LSB for that register.
Table 13. Control Registers
Register
Name
(Serial
Address)
Bit
Range
(Internal
Address)
Bit 7
(MSB)
Bit 6
Bit 5
Bit4
Bit 3
Bit 2
Bit 1
Bit 0
(LSB)
Default
Value
<31:24>
RAM
Enable
Open
RAM
Playback
Destination
Open
Operating Mode
0x00
<23:16>
Manual
OSK
External
Control
Inverse
Sinc Filter
Enable
Clear CCI
Open
Select
DDS
Sine
Output
0x00
<15:8>
Open
Autoclear
Phase
Accum
Open
Clear Phase
Accum
Load ARR @
I/O Update
OSK
Enable
Select
Auto-
OSK
0x00
Control
Function
Register 1
CFR1
(0x00)
<7:0>
Digital
Power-
Down
DAC Power-
Down
REFCLK
Input
Power-Down
Aux DAC
Power-Down
External
Power-Down
Control
Auto
Power-Down
Enable
SDIO
Input
Only
LSB First
0x00
<31:24>
Blackfin
Interface
Mode
Active
Blackfin Bit
Order
Blackfin
Early Frame
Sync Enable
Open
0x00
<23:16>
Internal
I/O Update
Active
SYNC_CLK
Enable
Open
Read
Effective
FTW
0x40
<15:8>
I/O Update Rate Control
PDCLK Rate
Control
Data Format
PDCLK
Enable
PDCLK
Invert
TxEnable
Invert
Q-First
Data
Pairing
0x08
Control
Function
Register 2
CFR2
(0x01)
<7:0>
Matched
Latency
Enable
Data
Assembler
Hold Last
Value
Sync Timing
Validation
Disable
Open
0x20
<31:24>
DRV0<1:0>
Open
VCO SEL<2:0>
0x1F
<23:16>
Open
ICP<2:0>
Open
0x3F
<15:8>
REFCLK
Input
Divider
Bypass
REFCLK
Input
Divider
ResetB
Open
PLL
Enable
0x40
Control
Function
Register 3
CFR3
(0x02)
<7:0>
N<6:0>
Open
0x00
<31:24>
Open
0x00
<23:16>
Open
0x00
<15:8>
Open
0x7F
Auxiliary
DAC
Control
Register
(0x03)
<7:0>
FSC<7:0>
0x7F
<31:24>
I/O Update Rate<31:24>
0xFF
<23:16>
I/O Update Rate<23:16>
0xFF
<15:8>
I/O Update Rate<15:8>
0xFF
I/O Update
Rate
Register
(0x04)
<7:0>
I/O Update Rate<7:0>
0xFF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com