XRT86VL34 datasheet(68/156 Pages) EXAR

68 / 156 page

XRT86VL34

QUAD T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

REV. V1.2.0

Tx_IDLE

R/W

Transmit Idle (Flag Sequence Byte)

This bit configures the Transmit HDLC Controller Block #3 to unconditionally

transmit a repeating string of Flag Sequence octets (0X7E) in the data link

channel to the Remote terminal. In normal conditions, the Transmit HDLC

Controller block will repeatedly transmit the Flag Sequence octet whenever

there is no MOS message to transmit to the remote terminal equipment.

However, if the user invokes this “Transmit Idle Sequence” feature, then the

Transmit HDLC Controller block will UNCONDITIONALLY transmit a repeat-

ing stream of the Flag Sequence octet (thereby overwriting all outbound

MOS data-link messages).

0 - Configures the Transmit HDLC Controller Block # 3 to transmit data-link

information in a “normal” manner.

1 - Configures the Transmit HDLC Controller block # 3 to transmit a repeat-

ing string of Flag Sequence Octets (0x7E).

NOTE: This bit is ignored if the Transmit HDLC3 controller is operating in the

BOS Mode - bit 0 (MOS/BOS) within this register is set to 0.

Tx_FCS_EN

R/W

Transmit LAPD Message with Frame Check Sequence (FCS)

This bit permits the user to configure the Transmit HDLC Controller block # 3

to compute and append FCS octets to the “back-end” of each outbound

MOS data-link message.

0 - Configures the Transmit HDLC Controller block # 3 to NOT compute and

append the FCS octets to the back-end of each outbound MOS data-link

message.

1 - Configures the Transmit HDLC Controller block # 3 TO COMPUTE and

append the FCS octets to the back-end of each outbound MOS data-link

message.

NOTE:

This bit is ignored if the transmit HDLC3 controller has been

configured to operate in the BOS mode - bit 0 (MOS/BOS) within this

MOS/BOS

R/W

Message Oriented Signaling/Bit Oriented Signaling Send

This bit permits the user to enable LAPD transmission through HDLC Con-

troller Block # 3 using either BOS (Bit-Oriented Signaling) or MOS (Mes-

sage-Oriented Signaling) frames.

0 - Transmit HDLC Controller block # 3 BOS message Send.

1 - Transmit HDLC Controller block # 3 MOS message Send.

NOTE: This is not an Enable bit. This bit must be set to "0" each time a BOS

is to be sent.

TABLE 45: DATA LINK CONTROL REGISTER (DLCR3)

HEX ADDRESS: 0Xn153

BIT

FUNCTION

TYPE

DEFAULT

DESCRIPTION-OPERATION

XRT86VL34 데이터시트(PDF) 68 Page - Exar Corporation

XRT86VL34 데이터시트(HTML) 68 Page - Exar Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL