전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SST25WF080B 데이터시트(PDF) 18 Page - Microchip Technology

부품명 SST25WF080B
상세설명  8-Mbit, 1.8V, SPI Serial Flash
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

SST25WF080B 데이터시트(HTML) 18 Page - Microchip Technology

Back Button SST25WF080B Datasheet HTML 14Page - Microchip Technology SST25WF080B Datasheet HTML 15Page - Microchip Technology SST25WF080B Datasheet HTML 16Page - Microchip Technology SST25WF080B Datasheet HTML 17Page - Microchip Technology SST25WF080B Datasheet HTML 18Page - Microchip Technology SST25WF080B Datasheet HTML 19Page - Microchip Technology SST25WF080B Datasheet HTML 20Page - Microchip Technology SST25WF080B Datasheet HTML 21Page - Microchip Technology SST25WF080B Datasheet HTML 22Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 44 page
background image
SST25WF080B
DS20005164H-page 18
 2013-2022 Microchip Technology Inc. and its subsidiaries
5.12
Write STATUS Register (WRSR)
The Write STATUS Register instruction writes new val-
ues to the BP0, BP1, BP2, TB, and BPL bits of the STA-
TUS register. CE# must be driven low before the
command sequence of the WRSR instruction is entered
and driven high before the WRSR instruction is exe-
cuted. Poll the BUSY bit in the Software STATUS reg-
ister, or wait TWRSR, for the completion of the internal
self-timed Write STATUS Register cycle. See Figure 5-
12 for WREN and WRSR instruction sequences and Fig-
ure 6-11 for the WRSR flow chart.
Executing the Write STATUS Register instruction will
be ignored when WP# is low and BPL bit is set to ‘1’.
When the WP# is low, the BPL bit can only be set from
‘0’ to ‘1’ to lock-down the STATUS register, but cannot
be reset from ‘1’ to ‘0’. When WP# is high, the lock-
down function of the BPL bit is disabled and the BPL,
BP0, BP1,B P2, and TB bits in the STATUS register can
all be changed. As long as BPL bit is set to ‘0’ or WP#
pin is driven high (VIH) prior to the low-to-high transition
of the CE# pin at the end of the WRSR instruction, the
bits in the STATUS register can all be altered by the
WRSR instruction. In this case, a single WRSR instruction
can set the BPL bit to ‘1’ to lock down the STATUS reg-
ister as well as altering the BP0, BP1, BP2, and TB bits
at the same time. See Table 4-1 for a summary descrip-
tion of WP# and BPL functions.
FIGURE 5-12:
WRITE ENABLE (WREN) AND WRITE STATUS REGISTER (WRSR) SEQUENCE
MODE 3
High-Impedance
MODE 0
STATUS
Register In
7 6 5 4321 0
MSb
MSB
MSB
01
MODE 3
SCK
SI
SO
CE#
MODE 0
06
0 1 234 5 6 7
0 1 234 5 6 789 10 11 12 13 14 15



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com