| 전자부품 데이터시트 검색엔진 |
|
STPMIC25APQR 데이터시트(PDF) 89 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STPMIC25APQR 데이터시트(HTML) 89 Page - STMicroelectronics |
|
89 / 145 page ![]() 6.3.14 Mask reset buck control register (BUCKS_MRST_CR) 7 6 5 4 3 2 1 0 REFDDR_MRST BUCK7_MRST BUCK6_MRST BUCK5_MRST BUCK4_MRST BUCK3_MRST BUCK2_MRST BUCK1_MRST R/W R/W R/W R/W R/W R/W R/W R/W • Address: 0x1D • Default: 0x00 • Description: mask reset buck control register. See Section 5.4.7.1. This register is initialized to the default value in the CHECK&LOAD state. [7] REFDDR_MRST: mask reset setting 0: inactive 1: active [6] BUCK7_MRST: mask reset setting 0: inactive 1: active [5] BUCK6_MRST: mask reset setting 0: inactive 1: active [4] BUCK5_MRST: mask reset setting 0: inactive 1: active [3] BUCK4_MRST: mask reset setting 0: inactive 1: active [2] BUCK3_MRST: mask reset setting 0: inactive 1: active [1] BUCK2_MRST: mask reset setting 0: inactive 1: active [0] BUCK1_MRST: mask reset setting 0: inactive 1: active STPMIC25 Register descriptions DS14278 - Rev 3 page 89/145 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |