SC2453_05 datasheet(18/22 Pages) SEMTECH

18 / 22 page

 2005 Semtech Corp.

www.semtech.com

SC2453

POWER MANAGEMENT

3. Select

Z1 and ωZ2 such that they are placed near ωO

to dampen peaking; the loop gain has –20dB rate

to go across the 0dB line for obtaining a wide band-

width.

4. Cancel

ESR with compensation pole ωP1 (ωP1 = ωESR ).

5. Place a high frequency compensation pole

P2 at the

half switching frequency to get the maximum attenu-

ation of the switching ripple and the high frequency

noise with the adequate phase lag at

The compensated loop gain will be as given in Figure 8:

-2 0d B /de c

0d B

Gvd

T(s)

ESR

Lo op ga in T (s)

P o w e r sta ge

VD (s )

-4 0d B /de c

-2 0d B /de c

0d B

Gvd

T(s)

ESR

Lo op ga in T (s)

P o w e r sta ge

VD (s )

-4 0d B /de c

Figure 8. Asymptotic diagram of buck power stage and

its compensated loop gain.

Positive and Negative LDO Controllers

The SC2453 provides positive and negative adjustable

linear regulator controllers. The positive linear regulator

uses a PNP transistor to regulate output voltage. This is

set by a voltage divider connected from the output to FB

to AGND. Referring to the front page Application Circuit,

select R10 in the 5K

Ω to 20KΩ range. Calculate R9 with

the following equation:













−

0.5

OUT

The negative linear regulator uses a NPN transistor to

regulate output voltage. This is set by a voltage divider

connected from the output to FB to a positive reference.

Referring to the front page Application Circuit, select R18

in the 5K

Ω to 20KΩ range. Calculate R14 with the

following equation:









REF

OUT

The maximum voltage to drive an NPN transistor is AVCC

minus the voltage drop across the internal P-MOSFET

which is the product of On-Resistance and sourcing cur-

rent. The maximum driving voltage with 5mA sourcing

current is minimum AVCC (4.5V) minus 5mA times maxi-

mum On-Resistance 140

Ω, i.e. 3.8V.

Layout Guidelines

In order to achieve optimal electrical, thermal and noise

performance for high frequency converters, attention

must be paid to the PCB layouts. The goal of layout opti-

mization is to place components properly and identify

the high di/dt loops to minimize them. The following guide-

line should be used to ensure proper functions of the

converters.

1. A ground plane is recommended to minimize noises

and copper losses, and maximize heat dissipation.

2. Start the PCB layout by placing the power compo-

nents first. Arrange the power circuit to achieve a

clean power flow route. Put all the connections on

one side of the PCB with wide copper filled areas if

possible.

3. The PVCC and AVCC bypass capacitors should be

placed next to the PVCC, AVCC and PGND, AGND pins

respectively.

4. Separate the power ground from the signal ground.

In SC2453, the power ground PGND should be tied

to the source terminal of lower MOSFETs. The signal

ground AGND should be tied to the negative termi-

nal of the output capacitor.

5. The trace connecting the feedback resistors to the

output should be short, direct and far away from the

noise sources such as switching node and switching

components. Minimize the traces between DRXH/

DRXL and the gates of the MOSFETs to reduce their

impedance to drive the MOSFETs.

7. Minimize the loop including input capacitors, top/bot-

tom MOSFETs. This loop passes high di/dt current.

Make sure the trace width is wide enough to reduce

copper losses in this loop.

8. Maximize the trace width of the loop connecting the

inductor, bottom MOSFET and the output capacitors.

9. Connect the ground of the feedback divider and the

compensation components directly to the GND pin

of the SC2453 by using a separate ground trace.

Then connect this pin to the ground of the output

capacitor as close as possible.

SC2453 데이터시트(PDF) 18 Page - Semtech Corporation

SC2453 데이터시트(HTML) 18 Page - Semtech Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22

데이터시트 다운로드

링크 URL