전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

RT3612EB 데이터시트(PDF) 44 Page - Richtek Technology Corporation

부품명 RT3612EB
상세설명  2-Phase PWM Controller with Dual Integrated Drivers for IMVP9 CPU Core Power Supply
PDF  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RICHTEK [Richtek Technology Corporation]
홈페이지  http://www.richtek.com
Logo RICHTEK - Richtek Technology Corporation

RT3612EB 데이터시트(HTML) 44 Page - Richtek Technology Corporation

Back Button RT3612EB Datasheet HTML 39Page - Richtek Technology Corporation RT3612EB Datasheet HTML 40Page - Richtek Technology Corporation RT3612EB Datasheet HTML 41Page - Richtek Technology Corporation RT3612EB Datasheet HTML 42Page - Richtek Technology Corporation RT3612EB Datasheet HTML 43Page - Richtek Technology Corporation RT3612EB Datasheet HTML 44Page - Richtek Technology Corporation RT3612EB Datasheet HTML 45Page - Richtek Technology Corporation RT3612EB Datasheet HTML 46Page - Richtek Technology Corporation RT3612EB Datasheet HTML 47Page - Richtek Technology Corporation  
Zoom Inzoom in Zoom Outzoom out
 44 / 47 page
background image
RT3612EB
44
DS3612EB-02 December 2019
www.richtek.com
©
Copyright 2019 Richtek Technology Corporation. All rights reserved.
is a registered trademark of Richtek Technology Corporation.
Under Voltage Protection
When the output voltage is lower than VID-660mV with
3us filter time, UVP is triggered and PWMx are in tri-
state to turn off high-side and low-side power MOSFETs.
UVP is masked during DVID period and 80
μs after VID
settles. The mechanism is illustrated in Figure 31.
Figure 31. Under Voltage Mechanism
All protections are reset only by VCC/EN toggle. UVP
and OCP protections are listed in Table 19.
Figure 30. Over Voltage Protection Mechanism
0V
OVP Threshold
350mV +- 50mV
VSEN
VR_READY
VID Down (Slow Slew rate)
Indicator
60µs
PWM
Table 19. Summary of UVP and OCP Protection
Protection
Type
Protection Threshold
Protection
Action
DVID Mask
Time
Protection
Reset
Sum OC for
PS0
_,
,
1
SUM OC PS0
CSx
SOCP
ICCMAX
IMON EQ
I
R
KVIMON
DCR R

PWM tri-state,
VR_READY
latched low
DVID+80us
VCC/EN
Toggle
Sum OC for non
PS0
_,
,
1
SUM OC PS1
CSx
SOCP
ICCMAX
IMON EQ
I
R
0.5 K
VIMON
DCR R

UV
VID - 660mV
VID
660mV
VSEN
UVP Threshold
PWM
VR_READY



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com