TMP93CS41 datasheet(181/248 Pages) TOSHIBA

181 / 248 page

TMP93CS40/TMP93CS41

2004-02-10

93CS40-179

1. Prescaler

9-bit prescaler and prescaler clock selection registers generate input clocks for 8-bit

timer 0, 1, 16-bit timer 4, 5, and serial interface 0, 1.

Figure 3.11.15 shows the block diagram. Table 3.11.1 shows how the prescaler clock

is resolved into the baud rate generator.

Figure 3.11.14 Block Diagram of Prescaler

Table 3.11.1 Prescaler Clock Resolution for Baud Rate Generator

Prescaler Output Clock Resolution

Select System

Clock

<SYSCK>

Select Prescaler Clock

<PRCK1:0>

Gear Value

<GEAR2:0>

φT0

φT2

φT8

φT32

1 (fs)

XXX

fs/2

000 (fc)

fc/2

001 (fc/2)

fc/2

010 (fc/4)

fc/2

011 (fc/8)

fc/2

0 (fc)

(fFPH)

100 (fc/16)

fc/2

XXX

(Low-frequency clock)

XXX

−

fs/2

XXX

(fc/16 clock)

XXX

−

fc/2

XXX: Don’t care,

−: Invalid

Note: The fc/16 clock cannot be used as a prescaler clock when the fs clock is used as a system clock.

To 8-bit timer 0, 1

9-bit prescaler

XT1

φT1

φT4

φT16

φT256

fFPH

To CPU

÷4 ÷8 ÷16

÷2

SYSCR1<GEAR2:0>

SYSCR1<SYSCK>

fc fc/2

fc/4 fc/8 fc/16

SYSCR0

<PRCK1:0>

Run/stop

& clear

TRUN<PRRUN>

2 4

128

256 512

φT1

φT4

φT16

To 16-bit timer 4, 5

φ1

φT0

φT2

φT8

φT32

To serial interface

0, 1

To 5-bit prescaler

TMP93CS41 데이터시트(PDF) 181 Page - Toshiba Semiconductor

TMP93CS41 데이터시트(HTML) 181 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL