전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TMP93CS41 데이터시트(PDF) 210 Page - Toshiba Semiconductor

부품명 TMP93CS41
상세설명  CMOS 16-Bit Microcontroller
PDF  248 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TOSHIBA [Toshiba Semiconductor]
홈페이지  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMP93CS41 데이터시트(HTML) 210 Page - Toshiba Semiconductor

Back Button TMP93CS41 Datasheet HTML 206Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 207Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 208Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 209Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 210Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 211Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 212Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 213Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 214Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 210 / 248 page
background image
TMP93CS40/TMP93CS41
2004-02-10
93CS40-208
3.13.3
Operation
The watchdog timer generates interrupt INTWD after the detection time set in the
WDMOD<WDTP1:0> and T45CR<QCU> registers has elapsed, and outputs a low level
signal. The watchdog timer must be cleared to zero by software before an INTWD interrupt
is generated. If the CPU malfunctions (Undergoes runaway) due to causes such as noise,
but does not execute the instruction used to clear the binary counter, the binary counter
overflows and an INTWD interrupt is generated. The CPU detects malfunction (Runaway)
from the INTWD interrupt and it is possible to return to normal operation using a recovery
program. If the watchdog timer out pin is connected to the reset pins of peripheral devices,
a CPU malfunction can also be acknowledged by these other devices.
The watchdog timer restarts operation immediately after reset is released.
The watchdog timer does not operate in IDLE1 or STOP mode. In RUN mode, the
watchdog timer is operational. When the bus is released ( BUSAK
= L), WDT continues
counting.
However, the function can be disabled when entering RUN or IDLE2 mode. The
watchdog timer is enabled in IDLE2 mode, but the overflow interrupt is disabled. Disable
the watchdog timer before entering IDLE2 mode.
Example: 1. Clear the binary counter.
WDCR
← 0100 1 1 1 0
Write the clear code (4EH).
2. Set the watchdog timer detecting time to 218/fSYS.
WDMOD
← 101 − − − XX
3. Disable the watchdog timer.
WDMOD
← 0 − − − − − X X
Clear WDTE to “0”.
WDCR
← 1011 0 0 0 1
Write disable code (B1H).
4. Set IDLE1 mode.
WDMOD
← 0 − − − 1 0 X X
Disable WDT and set IDLE1 mode.
WDCR
← 1011 0 0 0 1
Executes halt command
Set standby mode.
5. Set the STOP mode (Warm-up time: 216/fSYS)
WDMOD
←− − − 1 0 1 X X
Set the STOP mode.
Executes halt command
Execute HALT instruction.
Set standby mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com