전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TMP93CS41 데이터시트(PDF) 220 Page - Toshiba Semiconductor

부품명 TMP93CS41
상세설명  CMOS 16-Bit Microcontroller
PDF  248 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TOSHIBA [Toshiba Semiconductor]
홈페이지  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMP93CS41 데이터시트(HTML) 220 Page - Toshiba Semiconductor

Back Button TMP93CS41 Datasheet HTML 216Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 217Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 218Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 219Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 220Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 221Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 222Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 223Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 224Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 220 / 248 page
background image
TMP93CS40/TMP93CS41
2004-02-10
93CS40-218
4.9
Timing Chart for Bus Request ( BUSRQ )/Bus Acknowledge ( BUSAK )
Variable
12.5 MHz
20 MHz
Parameter
Symbol
Min
Max
Min
Max
Min
Max
Unit
BUSRQ
setup time to CLK
tBRC
120
120
120
ns
CLK
→ BUSAK falling edge
tCBAL
1.5X
+ 120
240
195
ns
CLK
→ BUSAK rising edge
tCBAH
0.5x
+ 40
80
65
ns
Output buffer off to BUSAK
tABA
0
80
0
80
0
80
ns
BUSAK
to output buffer on
tBAA
0
80
0
80
0
80
ns
Note 1:
Even if the BUSRQ signal goes low, the bus will not be released while the WAIT signal is low. The
bus will only be released when BUSRQ goes low while WAIT is high.
Note 2:
This line shows only that the output buffer is in the off state.
It does not indicate that the signal level is fixed.
Just after the bus is released, the signal level set before the bus was released is maintained
dynamically by the external capacitance. Therefore, to fix the signal level using an external
resistor during bus release, careful design is necessary, as fixing of the level is delayed.
The internal programmable pull-up/pull-down resistor is switched between the active and
non-active states by the internal signal.
CLK
ALE
(Note 1)
tBRC
tBRC
tCBAL
tCBAH
(Note 2)
(Note 2)
tBAA
tABA
AD0 to AD15, A0 to A23,
CS0
to CS2 ,
W
R/
, RAS ,
0
CAS
to
2
CAS
BUSRQ
BUSAK
RD
, WR , HWR



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com