 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
TMP93CS41 데이터시트(PDF) 238 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMP93CS41 데이터시트(HTML) 238 Page - Toshiba Semiconductor |
|
|
238 / 248 page  TMP93CS40/TMP93CS41 2004-02-10 93CS40-236 6. Port Section Equivalent Circuit Diagram • Reading the circuit diagram Basically, the gate symbols written are the same as those used for the standard CMOS logic IC [74HCXX] series. The dedicated signal is described below. Stop: This signal becomes active “1” when the HALT mode setting register is set to the STOP mode and the CPU executes the HALT instruction. When the drive enable bit [DRVE] is set to “1”, however, stop remains at “0”. • The input protection resistance ranges from several tens of ohms to several hundreds of ohms. ■ P0 (AD0 to AD7), P1 (AD8 to AD15, A8 to A15), P2 (A16 to A23, A0 to A7) ■ P30 ( RD ), P31 ( WR ) Output data Output enable Stop Input data Input enable N-ch N-ch P-ch I/O Programmable pull-down resistance (only port 2) VCC Output data Stop VCC Output |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
