전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TMP93CS44 데이터시트(PDF) 190 Page - Toshiba Semiconductor

부품명 TMP93CS44
상세설명  CMOS 16-Bit Microcontroller
PDF  224 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TOSHIBA [Toshiba Semiconductor]
홈페이지  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMP93CS44 데이터시트(HTML) 190 Page - Toshiba Semiconductor

Back Button TMP93CS44 Datasheet HTML 186Page - Toshiba Semiconductor TMP93CS44 Datasheet HTML 187Page - Toshiba Semiconductor TMP93CS44 Datasheet HTML 188Page - Toshiba Semiconductor TMP93CS44 Datasheet HTML 189Page - Toshiba Semiconductor TMP93CS44 Datasheet HTML 190Page - Toshiba Semiconductor TMP93CS44 Datasheet HTML 191Page - Toshiba Semiconductor TMP93CS44 Datasheet HTML 192Page - Toshiba Semiconductor TMP93CS44 Datasheet HTML 193Page - Toshiba Semiconductor TMP93CS44 Datasheet HTML 194Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 190 / 224 page
background image
TMP93CS44/S45
2004-02-10
93CS44-188
3.12.3
Operation
The watchdog timer generates interrupt INTWD after the detecting time set in the
WDMOD<WDTP1:0>. The watchdog timer must be zero cleared by software before an
INTWD interrupt is generated. If the CPU malfunctions (Runaway) due to causes such as
noise, but does not execute the instruction used to clear the binary counter, the binary
counter overflows and an INTWD interrupt is generated. The CPU detects malfunction
(Runaway) due to the INTWD interrupt and it is possible to return to normal operation by
an anti-malfunction program. By connecting the watchdog timer out pin to peripheral
devices’ resets, a CPU malfunction can also be acknowledged to other devices.
The watchdog timer restarts operation immediately after resetting is released.
The watchdog timer stops its operation in the IDLE1 and STOP modes. In the RUN mode,
the watchdog timer is enabled.
However, the function can be disabled when entering the RUN, IDLE2 mode.
Example:
1. Clear the binary counter
WDCR
← 0 1 0 0 1 1 1 0
Write clear code (4EH).
2. Set the watchdog timer detecting time to 217/fSYS
WDMOD
← 1 0 1 −− − XX
3. Disable the watchdog timer
WDMOD
← 0 − − − − − X X
Clear WDTE to 0.
WDCR
← 1 0 1 1 0 0 0 1
Write disable code (B1H).
4. Set IDLE1 mode
WDMOD
← 0 − − − 1 0 XX
WDCR
← 1 0 1 1 0 0 0 1
Disables WDT and sets IDLE1 mode.
Executes halt command
Set the HALT mode.
5. Set the STOP mode (Warm-up time: 216/fSYS)
WDMOD
← − − − 1 0 1 X X
Set the STOP mode.
Executes halt command
Execute HALT instruction. Set the HALT
mode.
X: Don’t care,
−: No change



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com