 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
TMP93CS44 데이터시트(PDF) 27 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMP93CS44 데이터시트(HTML) 27 Page - Toshiba Semiconductor |
|
|
27 / 224 page  TMP93CS44/S45 2004-02-10 93CS44-25 Table 3.3.5 Halt Releasing Source and Halt Releasing Operation Interrupt Receiving Status Interrupt Enable (Interrupt level) ≥ (Interrupt mask) Interrupt Disable (Interrupt level) < (Interrupt mask) HALT mode RUN IDLE2 IDLE1 STOP RUN IDLE2 IDLE1 STOP NMI ♦ ♦ ♦ ♦*1 − − − − INTWDT ♦ × × × − − − − INT0 ♦ ♦ ♦ ♦*1 ○ ○ ○ ○*1 INT1, INT4 to INT7 ♦ ♦ × × × × × × INTT0 to INTT3 ♦ ♦ × × × × × × INTTR4 to INTTR7 ♦ ♦ × × × × × × INTTO4, INTTO5 ♦ ♦ × × × × × × INTRX0, INTTX0 ♦ ♦ × × × × × × INTRX1, INTTX1 ♦ ♦ × × × × × × INTS2 ♦ ♦ × × × × × × Interrupt INTAD ♦ × × × × × × × RESET ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦: After releasing the HALT mode, CPU starts interrupt processing. (RESET initializes LSI.) ○: After releasing the HALT mode, CPU starts executing an instruction that follows the HALT instruction. ×: It can not be used to release the HALT mode. −: This combination type does not exist because the priority level (Interrupt request level) of non-maskable interrupts is fixed to highest priority level “7”. *1: Releasing the HALT mode is executed after passing the warm-up time. Note: When releasing the HALT mode is executed by INT0 interrupt of the level mode in the interrupt enabled status, hold level “H” until starting interrupt processing. If level “L” is set before holding level “L”, interrupt processing is correctly started. (Example releasing “RUN” mode) INT0 interrupt releases halt state when the RUN mode is on. Address 8203H LD (IIMC), 00H ; Selects interrupt rising edge for INT0. 8206H LD (INTE0AD), 06H ; Sets interrupt level to “6” for INT0. 8209H EI 5 ; Sets interrupt level to “5” for CPU. 820BH LD (WDMOD), 00H ; Sets HALT mode to “RUN”. 820EH HALT ; Halts CPU. 820FH LD XX, XX When halt is released by reset, the states (Including those of the internal RAM) before halt state was entered can be maintained. However, if the HALT instruction is executed within the internal RAM, the contents of the RAM may not be maintained. In this case, we recommend releasing the halt state using INT0. Halt releasing source INT0 interrupt routine RETI INT0 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
