전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

TMP86FS28DFG 데이터시트(PDF) 65 Page - Toshiba Semiconductor

부품명 TMP86FS28DFG
상세설명  8 Bit Microcontroller
PDF  272 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TOSHIBA [Toshiba Semiconductor]
홈페이지  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMP86FS28DFG 데이터시트(HTML) 65 Page - Toshiba Semiconductor

Back Button TMP86FS28DFG Datasheet HTML 61Page - Toshiba Semiconductor TMP86FS28DFG Datasheet HTML 62Page - Toshiba Semiconductor TMP86FS28DFG Datasheet HTML 63Page - Toshiba Semiconductor TMP86FS28DFG Datasheet HTML 64Page - Toshiba Semiconductor TMP86FS28DFG Datasheet HTML 65Page - Toshiba Semiconductor TMP86FS28DFG Datasheet HTML 66Page - Toshiba Semiconductor TMP86FS28DFG Datasheet HTML 67Page - Toshiba Semiconductor TMP86FS28DFG Datasheet HTML 68Page - Toshiba Semiconductor TMP86FS28DFG Datasheet HTML 69Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 272 page
background image
Page 53
TMP86FS28DFG
5.1 Port P0 (P00 to P02)
Port P0 is a 3-bit input/output port that can also be used for external interrupt input or PPG output.
A reset initializes the output latch (P0DR) to “1” and the Pch control (P0OUTCR) to “0”.
To use a pin in Port P0 as an input port or external interrupt input, set P0DR to “1” and then set the corresponding
bit in P0OUTCR to “0”.
To use a pin in Port P0 as a PPG output, set P0DR to “1”.
The output circuit of Port P0 can be set either as sink open-drain output (“0”) or CMOS output (“1”) individually
for each bit in P0OUTCR.
Port P0 has a separate data input register. The output latch state can be read from the P0DR register, and the pin
state can be read from the P0PRD register.
Figure 5-2 Port P0
Table 5-3 Register Programming for Port P0 (P00 to P02)
Function
Programmed Value
P0DR
P0OUTCR
Port input, external interrupt input
“1”
“0”
Port "0" output
“0”
Set as
appropriate.
Port "1" output, PPG output
“1”
Data input (P0PRD)
Output latch read (P0DR)
STOP
OUTEN
P0OUTCRi input
Data output (P0DR)
P0OUTCRi
P0i
Note) i = 2~0
DQ
DQ
Control output
Control input
Output latch



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com