전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

FS32K142HAT0MLHT 데이터시트(PDF) 22 Page - NXP Semiconductors

부품명 FS32K142HAT0MLHT
상세설명  S32K1xx Data Sheet
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

FS32K142HAT0MLHT 데이터시트(HTML) 22 Page - NXP Semiconductors

Back Button FS32K142HAT0MLHT Datasheet HTML 18Page - NXP Semiconductors FS32K142HAT0MLHT Datasheet HTML 19Page - NXP Semiconductors FS32K142HAT0MLHT Datasheet HTML 20Page - NXP Semiconductors FS32K142HAT0MLHT Datasheet HTML 21Page - NXP Semiconductors FS32K142HAT0MLHT Datasheet HTML 22Page - NXP Semiconductors FS32K142HAT0MLHT Datasheet HTML 23Page - NXP Semiconductors FS32K142HAT0MLHT Datasheet HTML 24Page - NXP Semiconductors FS32K142HAT0MLHT Datasheet HTML 25Page - NXP Semiconductors FS32K142HAT0MLHT Datasheet HTML 26Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 84 page
background image
The following table shows the power consumption targets for S32K148 in various mode
of operations measure at 3.3 V.
Table 9. Power consumption at 3.3 V
Chip/Device
Ambient
Temperature
(°C)
RUN@80 MHz (mA)
HSRUN@112 MHz (mA)1
Peripherals
enabled +
QSPI
Peripherals
enabled +
ENET + SAI
Peripherals
enabled +
QSPI
Peripherals
enabled +
ENET + SAI
S32K148
25
Typ
67.3
79.1
89.8
105.5
85
Typ
67.4
79.2
95.6
105.9
Max
82.5
88.2
109.7
117.4
105
Typ
68.0
79.8
96.6
106.7
Max
80.3
89.1
109.0
119.0
125
Max
83.5
94.7
NA
1. HSRUN mode must not be used at 125°C. Max ambient temperature for HSRUN mode is 105°C.
4.8 ESD handling ratings
Symbol
Description
Min.
Max.
Unit
Notes
VHBM
Electrostatic discharge voltage, human body model
− 4000
4000
V
1
VCDM
Electrostatic discharge voltage, charged-device model
2
All pins except the corner pins
− 500
500
V
Corner pins only
− 750
750
V
ILAT
Latch-up current at ambient temperature of 125 °C
− 100
100
mA
3
1. Determined according to JEDEC Standard JESD22-A114, Electrostatic Discharge (ESD) Sensitivity Testing Human Body
Model (HBM).
2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for
Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.
3. Determined according to JEDEC Standard JESD78, IC Latch-Up Test.
4.9 EMC radiated emissions operating behaviors
EMC measurements to IC-level IEC standards are available from NXP on request.
General
S32K1xx Data Sheet, Rev. 9, 09/2018
22
NXP Semiconductors



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com