FS32K118LAT0MLHT datasheet(43/84 Pages) NXP

43 / 84 page

SCK

tOV

Output Invalid Data

tIV

Figure 12. QuadSPI output timing (HyperRAM mode) diagram

Analog modules

ADC electrical specifications

6.4.1.1 12-bit ADC operating conditions

Table 27. 12-bit ADC operating conditions

Symbol Description

Conditions

Min.

Typ.1

Max.

Unit

Notes

VREFH

ADC reference voltage high

See Voltage

and current

operating

requirements

for values

VDDA

See Voltage

and current

operating

requirements

for values

VREFL

ADC reference voltage low

See Voltage

and current

operating

requirements

for values

See Voltage

and current

operating

requirements

for values

VADIN

Input voltage

VREFL

—

VREFH

Source impedendance

fADCK < 4 MHz

—

kΩ

RSW1

Channel Selection Switch

Impedance

—

0.75

1.2

kΩ

RAD

Sampling Switch Impedance

—

kΩ

CP1

Pin Capacitance

—

CP2

Analog Bus Capacitance

—

Sampling capacitance

—

Table continues on the next page...

6.4

6.4.1

Analog modules

S32K1xx Data Sheet, Rev. 9, 09/2018

NXP Semiconductors

FS32K118LAT0MLHT 데이터시트(PDF) 43 Page - NXP Semiconductors

FS32K118LAT0MLHT 데이터시트(HTML) 43 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

데이터시트 다운로드

링크 URL