전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LAN9252/ML 데이터시트(PDF) 23 Page - Microchip Technology

부품명 LAN9252/ML
상세설명  2/3-Port EtherCAT® Slave Controller with Integrated Ethernet PHYs
PDF  329 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN9252/ML 데이터시트(HTML) 23 Page - Microchip Technology

Back Button LAN9252/ML Datasheet HTML 19Page - Microchip Technology LAN9252/ML Datasheet HTML 20Page - Microchip Technology LAN9252/ML Datasheet HTML 21Page - Microchip Technology LAN9252/ML Datasheet HTML 22Page - Microchip Technology LAN9252/ML Datasheet HTML 23Page - Microchip Technology LAN9252/ML Datasheet HTML 24Page - Microchip Technology LAN9252/ML Datasheet HTML 25Page - Microchip Technology LAN9252/ML Datasheet HTML 26Page - Microchip Technology LAN9252/ML Datasheet HTML 27Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 329 page
background image
 2015 Microchip Technology Inc.
DS00001909A-page 23
LAN9252
16
Data
D[15:0]
VIS/VO8
These pins are the host bus data bus for non-multi-
plexed address mode.
In 8-bit data mode, bits 15-8 are not used and their
input and output drivers are disabled.
Address & Data
AD[15:0]
VIS/VO8
These pins are the host bus address / data bus for
multiplexed address mode.
Bits 15-8 provide the upper byte of address for sin-
gle phase multiplexed address mode.
Bits 7-0 provide the lower byte of address for single
phase multiplexed address mode and both bytes of
address for dual phase multiplexed address mode.
In 8-bit data dual phase multiplexed address mode,
bits 15-8 are not used and their input and output
drivers are disabled.
1
Address Latch
Enable High
ALEHI
VIS
This pin indicates the address phase for multiplexed
address modes. It is used to load the higher
address byte in dual phase multiplexed address
mode.
Normally active low (address saved on rising edge),
the polarity can be changed via the HBI ALE Polar-
ity bit of the PDI Configuration Register (HBI
Modes).
1
Address Latch
Enable Low
ALELO
VIS
This pin indicates the address phase for multiplexed
address modes. It is used to load both address
bytes in single phase multiplexed address mode
and the lower address byte in dual phase multi-
plexed address mode.
Normally active low (address saved on rising edge),
the polarity can be changed via the HBI ALE Polar-
ity bit of the PDI Configuration Register (HBI
Modes).
TABLE 3-7:
HOST BUS PIN DESCRIPTIONS (CONTINUED)
Num
Pins
Name
Symbol
Buffer
Type
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com