LAN9252SLASHML datasheet(24/329 Pages) MICROCHIP

24 / 329 page

LAN9252

DS00001909A-page 24

 2015 Microchip Technology Inc.

Note 9:

Although this pin is an output for SPI instructions, it includes a pull-up since it is also SIO bit 1.

TABLE 3-8:

SPI/SQI PIN DESCRIPTIONS

Num

Pins

Name

Symbol

Buffer

Type

Description

SPI/SQI Slave

Chip Select

SCS#

VIS

(PU)

This pin is the SPI/SQI slave chip select input.

When low, the SPI/SQI slave is selected for SPI/SQI

transfers. When high, the SPI/SQI serial data out-

put(s) is(are) 3-stated.

SPI/SQI Slave

Serial Clock

SCK

VIS

(PU)

This pin is the SPI/SQI slave serial clock input.

SPI/SQI Slave

Serial Data

Input/Output

SIO[3:0]

VIS/VO8

(PU)

These pins are the SPI/SQI slave data input and

output for multiple bit I/O.

SPI Slave Serial

Data Input

VIS

(PU)

This pin is the SPI slave serial data input. SI is

shared with the SIO0 pin.

SPI Slave Serial

Data Output

VO8

(PU)

Note 9

This pin is the SPI slave serial data output. SO is

shared with the SIO1 pin.

TABLE 3-9:

ETHERCAT DISTRIBUTED CLOCK PIN DESCRIPTIONS

Num

Pins

Name

Symbol

Buffer

Type

Description

Sync

SYNC[1]

SYNC[0]

VO8

These pins are the Distributed Clock Sync (OUT) or

Latch (IN) signals. The direction is bitwise

configurable.

Note:

These signals are not driven (high

impedance) until the EEPROM is

loaded.

Latch

LATCH[1]

LATCH[0]

VIS

TABLE 3-10:

ETHERCAT DIGITAL I/O AND GPIO PIN DESCRIPTIONS

Num

Pins

Name

Symbol

Buffer

Type

Description

General

Purpose Input

GPI[15:0]

VIS

These pins are the general purpose inputs and are

directly mapped into the General Purpose Inputs

. Consistency of the general purpose

inputs is not provided.

General

Purpose Output

GPO[15:0]

VO8

These pins are the general purpose outputs and

reflect the values of the General Purpose Outputs

without watchdog protection.

Note:

These signals are not driven (high

impedance) until the EEPROM is

loaded.

Digital I/O

DIGIO[15:0]

VIS/VO8

These pins are the input/output or bidirectional data.

Note:

These signals are not driven (high

impedance) until the EEPROM is

loaded.

Output Valid

OUTVALID

VO8

This pin indicates that the outputs are valid and can

be captured into external registers.

Note:

The signal is not driven (high imped-

ance) until the EEPROM is loaded.

LAN9252/ML 데이터시트(PDF) 24 Page - Microchip Technology

LAN9252/ML 데이터시트(HTML) 24 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL