전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LAN9252/ML 데이터시트(PDF) 42 Page - Microchip Technology

부품명 LAN9252/ML
상세설명  2/3-Port EtherCAT® Slave Controller with Integrated Ethernet PHYs
PDF  329 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN9252/ML 데이터시트(HTML) 42 Page - Microchip Technology

Back Button LAN9252/ML Datasheet HTML 38Page - Microchip Technology LAN9252/ML Datasheet HTML 39Page - Microchip Technology LAN9252/ML Datasheet HTML 40Page - Microchip Technology LAN9252/ML Datasheet HTML 41Page - Microchip Technology LAN9252/ML Datasheet HTML 42Page - Microchip Technology LAN9252/ML Datasheet HTML 43Page - Microchip Technology LAN9252/ML Datasheet HTML 44Page - Microchip Technology LAN9252/ML Datasheet HTML 45Page - Microchip Technology LAN9252/ML Datasheet HTML 46Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 329 page
background image
LAN9252
DS00001909A-page 42
 2015 Microchip Technology Inc.
6.2.3
RESET REGISTERS
6.2.3.1
Reset Control Register (RESET_CTL)
This register contains software controlled resets.
Offset:
1F8h
Size:
32 bits
Note:
This register can be read while the device is in the reset or not ready / power savings states without leaving
the host interface in an intermediate state. If the host interface is in a reset state, returned data may be
invalid.
It is not necessary to read all four bytes of this register. DWORD access rules do not apply to this register.
Bits
Description
Type
Default
31:7
RESERVED
RO
-
6
EtherCAT Reset (ETHERCAT_RST)
Setting this bit resets the EtherCAT core. When the EtherCAT core is
released from reset, this bit is automatically cleared. All writes to this bit are
ignored while this bit is set.
R/W
SC
0b
5
RESERVED
RO
-
4
RESERVED
RO
-
3
RESERVED
RO
-
2
Port B PHY Reset (PHY_B_RST)
Setting this bit resets the Port B PHY. The internal logic automatically holds
the PHY reset for a minimum of 102uS. When the Port B PHY is released
from reset, this bit is automatically cleared. All writes to this bit are ignored
while this bit is set.
R/W
SC
0b
1
Port A PHY Reset (PHY_A_RST)
Setting this bit resets the Port A PHY. The internal logic automatically holds
the PHY reset for a minimum of 102uS. When the Port A PHY is released
from reset, this bit is automatically cleared. All writes to this bit are ignored
while this bit is set.
R/W
SC
0b
0
Digital Reset (DIGITAL_RST)
Setting this bit resets the complete chip except the PLL, Port B PHY and Port
A PHY. All system CSRs are reset except for any NASR type bits.
When the chip is released from reset, this bit is automatically cleared. All
writes to this bit are ignored while this bit is set.
R/W
SC
0b



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com