LAN9252SLASHML datasheet(43/329 Pages) MICROCHIP

43 / 329 page

 2015 Microchip Technology Inc.

DS00001909A-page 43

LAN9252

6.3

Power Management

The device supports several block and chip level power management features as well as wake-up event detection and

notification.

6.3.1

WAKE-UP EVENT DETECTION

6.3.1.1

PHY A & B Energy Detect

Energy Detect Power Down mode reduces PHY power consumption. In energy-detect power-down mode, the PHY will

resume from power-down when energy is seen on the cable (typically from link pulses) and set the ENERGYON inter-

rupt bit in the PHY x Interrupt Source Flags Register (PHY_INTERRUPT_SOURCE_x).

Refer to Section 11.2.8.2, "Energy Detect Power-Down," on page 131 for details on the operation and configuration of

the PHY energy-detect power-down mode.

If enabled, via the PHY x Interrupt Mask Register (PHY_INTERRUPT_MASK_x), the PHY will generate an interrupt.

This interrupt is reflected in the Interrupt Status Register (INT_STS), bit 26 (PHY_INT_A) for PHY A and bit 27

(PHY_INT_B) for PHY B. The INT_STS register bits will trigger the IRQ interrupt output pin if enabled, as described in

Section 8.2.1, "Ethernet PHY Interrupts," on page 54.

The energy-detect PHY interrupts will also set the appropriate Energy-Detect / WoL Status Port A (ED_WOL_STS_A)

or Energy-Detect / WoL Status Port B (ED_WOL_STS_B) bit of the Power Management Control Register (PMT_CTRL).

The Energy-Detect / WoL Enable Port A (ED_WOL_EN_A) and Energy-Detect / WoL Enable Port B (ED_WOL_EN_B)

bits will enable the corresponding status bits as a PME event.

6.3.1.2

PHY A & B Wake on LAN (WoL)

PHY A and B provide WoL event detection of Perfect DA, Broadcast, Magic Packet, and Wakeup frames.

When enabled, the PHY will detect WoL events and set the WoL interrupt bit in the PHY x Interrupt Source Flags Reg-

ister (PHY_INTERRUPT_SOURCE_x). If enabled via the PHY x Interrupt Mask Register (PHY_INTER-

RUPT_MASK_x), the PHY will generate an interrupt. This interrupt is reflected in the Interrupt Status Register

(INT_STS), bit 26 (PHY_INT_A) for PHY A and bit 27 (PHY_INT_B) for PHY B. The INT_STS register bits will trigger

the IRQ interrupt output pin if enabled, as described in Section 8.2.1, "Ethernet PHY Interrupts," on page 54.

Refer to Section 11.2.9, "Wake on LAN (WoL)," on page 132 for details on the operation and configuration of the PHY

WoL.

The WoL PHY interrupts will also set the appropriate Energy-Detect / WoL Status Port A (ED_WOL_STS_A) or Energy-

Detect / WoL Status Port B (ED_WOL_STS_B) bit of the Power Management Control Register (PMT_CTRL). The

Energy-Detect / WoL Enable Port A (ED_WOL_EN_A) and Energy-Detect / WoL Enable Port B (ED_WOL_EN_B) bits

enable the corresponding status bits as a PME event.

6.3.2

WAKE-UP (PME) NOTIFICATION

A simplified diagram of the logic that controls the PME interrupt can be seen in Figure 6-1.

The PME module handles the latching of the PHY B Energy-Detect / WoL Status Port B (ED_WOL_STS_B) bit and the

PHY A Energy-Detect / WoL Status Port A (ED_WOL_STS_A) bit in the Power Management Control Register (PMT_C-

TRL).

Note:

If a carrier is present when Energy Detect Power Down is enabled, then detection will occur immediately.

Note:

Any PHY interrupt will set the above status bits. The Host should only enable the appropriate PHY interrupt

source in the PHY x Interrupt Mask Register (PHY_INTERRUPT_MASK_x).

Note:

Any PHY interrupt will set the above status bits. The Host should only enable the appropriate PHY interrupt

source in the PHY x Interrupt Mask Register (PHY_INTERRUPT_MASK_x).

LAN9252/ML 데이터시트(PDF) 43 Page - Microchip Technology

LAN9252/ML 데이터시트(HTML) 43 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL