 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
LAN9252/ML 데이터시트(PDF) 318 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
LAN9252/ML 데이터시트(HTML) 318 Page - Microchip Technology |
|
|
318 / 329 page  LAN9252 DS00001909A-page 318 2015 Microchip Technology Inc. 18.6.4 POWER-ON AND CONFIGURATION STRAP TIMING This diagram illustrates the configuration strap valid timing requirements in relation to power-on. In order for valid con- figuration strap values to be read at power-on, the following timing requirements must be met. Note: Configuration straps must only be pulled high or low. Configuration straps must not be driven as inputs. Device configuration straps are also latched as a result of RST# assertion. Refer to Section 18.6.3, "Reset and Config- uration Strap Timing" and Section 6.2.1, "Chip-Level Resets," on page 39 for additional details. FIGURE 18-5: POWER-ON CONFIGURATION STRAP LATCHING TIMING TABLE 18-11: POWER-ON CONFIGURATION STRAP LATCHING TIMING VALUES Symbol Description Min Typ Max Units tcfg Configuration strap valid time - - 15 ms All External Power Supplies Configuration Straps tcfg Vopp |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
