전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SLAS366 데이터시트(PDF) 25 Page - Texas Instruments

부품명 SLAS366
상세설명  Low Power CMOS, 16-Bit, 26-KSPS Codec With Smart Time Division Multiplexed (SMARTDM™) Serial Port
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI2 [Texas Instruments]
홈페이지  https://www.ti.com
Logo TI2 - Texas Instruments

SLAS366 데이터시트(HTML) 25 Page - Texas Instruments

Back Button SLAS366 Datasheet HTML 21Page - Texas Instruments SLAS366 Datasheet HTML 22Page - Texas Instruments SLAS366 Datasheet HTML 23Page - Texas Instruments SLAS366 Datasheet HTML 24Page - Texas Instruments SLAS366 Datasheet HTML 25Page - Texas Instruments SLAS366 Datasheet HTML 26Page - Texas Instruments SLAS366 Datasheet HTML 27Page - Texas Instruments SLAS366 Datasheet HTML 28Page - Texas Instruments SLAS366 Datasheet HTML 29Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 58 page
background image
3–13
SCLK
FS
DIN
DOUT
16-Bit DAC Data (Sample 1)
16-Bit ADC Data (Sample 1)
Slot Number 0
Slot Number 0
16-Bit DAC Data (Sample 2)
16-Bit ADC Data (Sample 2)
(Sample 3)
(Sample 3)
Data Frame
Data Frame
Figure 3–15. Standard Operation/Continuous Data Transfer Mode: Stand-Alone Timing
SCLK
FS
DIN/
DOUT
0
12
n–1
n–2
n–3
01
2
n–1
n–2
n–3
Master Slave
n–2
Slave
n–3
Slave
2
Slave
1
Slave
0
Master
Slave
n–2
Slave
n–3
Slave
2
Slave
1
Slave
0
Data Frame / Sample 1
NOTE: n is the total number of AIC14s in the cascade
16 SCLKs Per Time Slot
Data Frame / Sample 2
Slot
Number
Figure 3–16. Standard Operation/Continuous Data Transfer Mode: Master-Slave Cascade Timing
3.8.3
Turbo Mode (SCLK)
Setting TURBO = 1 (bit D7) in control register 2 enables the turbo mode that requires the following condition to be
met:
For master with SCLK as output, M
× N > #Devices × mode
Where:
M, N, and P are clock divider values defined in the control register 4.
#Device is the number of the device in cascade.
Mode is equal to 1 for continuous data transfer mode and 2 for programming mode.
For slave, SCLK is the input with max allowable speed of 25 MHz (no condition is required)
The turbo mode is useful for applications that require more bandwidth for multitasking processing per sampling
period. In the turbo mode (see Figure 3–17), the FSs frequency is always the device’s sampling frequency but the
SCLK is running at much higher speed than that described in Section 3.6.1. The output SCLK frequency is equal to
(MCLK/P) in master mode and up to a maximum speed of 25 MHz for both master and slave AIC14. The data/control
frame is still 16-SCLK long and the FS is one-SCLK pulse. Therefore, the DSP can maximize its data processing
bandwidth by taking advantage of time available between the end of AIC14s control frame and the next frame-sync
FS to process other tasks.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com