전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SLAS366 데이터시트(PDF) 27 Page - Texas Instruments

부품명 SLAS366
상세설명  Low Power CMOS, 16-Bit, 26-KSPS Codec With Smart Time Division Multiplexed (SMARTDM™) Serial Port
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI2 [Texas Instruments]
홈페이지  https://www.ti.com
Logo TI2 - Texas Instruments

SLAS366 데이터시트(HTML) 27 Page - Texas Instruments

Back Button SLAS366 Datasheet HTML 23Page - Texas Instruments SLAS366 Datasheet HTML 24Page - Texas Instruments SLAS366 Datasheet HTML 25Page - Texas Instruments SLAS366 Datasheet HTML 26Page - Texas Instruments SLAS366 Datasheet HTML 27Page - Texas Instruments SLAS366 Datasheet HTML 28Page - Texas Instruments SLAS366 Datasheet HTML 29Page - Texas Instruments SLAS366 Datasheet HTML 30Page - Texas Instruments SLAS366 Datasheet HTML 31Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 58 page
background image
3–15
3.9.1
Data Frame Format
D0
D15 – D1
A/D and D/A Data
D15 – D0
D15 – D0
A/D and D/A Data
D15 – D0
DIN
(15+1) Bit Mode
(Continuous Data Transfer Mode Only)
DOUT
(16 Bit A/D Data)
DIN
16 Bit Mode
DOUT
16 Bit Mode
Control Frame
Request
Figure 3–18. Data Frame Format
3.9.2
Control Frame Format (Programming Mode)
During the control frame, the DSP sends 16-bit words to the SMARTDM(TM) through DIN to read or write control
registers shown in Table 3–3. The upper byte (Bits D15–D8) of the 16-bit control-frame word defines the read/write
command. Bits D15–D13 define the control register address with register content occupied the lower byte D7–D0.
Bit D12 is set to 0 for a write or to 1 for a read. Bit D11 in the write command is used to perform the broadcast mode.
During a register write, the register content is located in the lower byte of DIN. During a register read, the register
content is output in the lower byte of DOUT in the same control frame, whereas the lower byte of DIN is ignored.
3.9.3
Broadcast Register Write
Broadcast operation is very useful for a cascading system of SMARTDM DSP codecs in which all register
programming can be completed in one control frame. During the control frame and in any register-write time slot, if
the broadcast bit (D11) is set to 1, the register content of that time slot is written into the specified register of all devices
in cascade (see Figure 3–20). This reduces the DSP’s overhead of doing multiple writes to program same data into
cascaded devices.
1
1
1
D11
0
1
1
1
0
1
DIN (Read)
DIN (Write)
Don’t care
D15
D15
D13
D14
D13
D14
0
D9
D10
D11
DOUT (Read)
D15
D13
D14
D12
Data to be Written Into Register
D7 – D0
D7 – D0
D7 – D0
Register
Address
SMARTDM Device
Address
Register Content
R/W Broadcast
Register
Address
Figure 3–19. Control Frame Data Format



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com