LM96063CISDXSLASHNOPB datasheet(21/46 Pages) TI2

21 / 46 page

LM96063

www.ti.com

SNIS149B – NOVEMBER 2011 – REVISED MARCH 2013

Fan Control Registers

Address

Read/

POR

Bits

Name

Description

Hex

Write

Value

45HEX ENHANCED CONFIGURATION

[Reserved]

This bit is unused and always read as 0.

Signed Temperature Filter Bits Enable

0: external signed temperature LSbs [4:3] will always read "0" (backwards

R/W

STFBE

compatible with the LM63)

1: when the digital filter is enabled the external signed temperature LSbs [4:3]

(1/16 and 1/32 resolution) are enabled

Lookup Table Resolution Extension

0: LUT temperature resolution 7-bits (LSb = 1°C, backwards compatible with the

R/W

LRES

LM63)

1: enable 8-bit LUT temperature resolution (LSb extended to 0.5°C)

22.5kHz PWM High Resolution Control (only effective when PWM frequency set to

22.5kHz)

R/W

PHR

0: PWM resolution 6.25% (backwards compatible with the LM63)

1: enable high resolution (0.39%)

Unsigned High and T_CRIT Setpoint Format

0: enable signed format for High and T_CRIT setpoints (11-bit is -128.000°C to

R/W

USF

127.875°C or 8-bit is -128°C to 127°C)

1: enable unsigned format for High and T_CRIT setpoints (11-bit is 0°C to

255.875°C or 8-bit is 0°C to 255°C)

PWM Smoothing Ramp Rate Setting (these bits can modified only when PWM

Programming is enabled, 0x4A[5]=1)

00: 0.023 s per step (5.45 seconds for 0 to 100% duty cycle transition with 0.39%

resolution)

01: 0.046 s per step (10.9 seconds for 0 to 100% duty cycle transition with 0.39%

resolution)

R/W

2:1

RRS1:RRS0

10: 0.91 s per step (21.6 seconds for 0 to 100% duty cycle transition with 0.39%

resolution)

11: 0.182 s per step (43.7 seconds for 0 to 100% duty cycle transition with 0.39%

resolution)

Note: PWM smoothing is disabled for PWM spinup and for duty cycle setting

override caused by a TCRIT event, thus it is only enabled during LUT transitions.

PWM smoothing is only effective when PWM frequency is set to 22.5kHz.

PWM Smoothing Ramp Rate Control (this bit can modified only when the PWM

Programming is enabled, 0x4A[5]=1)

0: PWM smoothing disabled (LM63 backwards compatible)

R/W

PSRR

1: enable ramp rate control (as controlled by 0x45[2:1])

Note: PWM smoothing is disabled for PWM spinup and for duty cycle setting

override caused by a TCRIT event, thus it is only enabled during LUT transitions.

PWM smoothing is only effective when PWM frequency is set to 22.5kHz

4AHEX FAN PWM AND TACHOMETER CONFIGURATION REGISTER

Submit Documentation Feedback

Product Folder Links: LM96063

LM96063CISDX/NOPB 데이터시트(PDF) 21 Page - Texas Instruments

LM96063CISDX/NOPB 데이터시트(HTML) 21 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

데이터시트 다운로드

링크 URL