| 전자부품 데이터시트 검색엔진 |
|
STM32H533CE 데이터시트(PDF) 168 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32H533CE 데이터시트(HTML) 168 Page - STMicroelectronics |
|
168 / 231 page ![]() Electrical characteristics STM32H533xx 168/231 DS14539 Rev 1 tov(DATA) Data output valid time 2.7 V ≤ VDD ≤ 3.6 V - 11 ns 1.71 V ≤ VDD ≤ 3.6 V - 11.5 toh(DATA) Data output hold time 1.71 V ≤ VDD ≤ 3.6 V 5.5 - tov((DE) DE output valid time - 11.5 toh(DE) DE output hold time 5.5 - tsu(RDY) RDY input setup time 0.5 - th(RDY) RDY input hold time 0.5 - 1. Evaluated by characterization - Not tested in production. 2. This maximal frequency does not consider receiver setup and hold timings. Table 88. PSSI transmit characteristics(1) (continued) Symbol Parameter Conditions Min Max Unit Table 89. PSSI receive characteristics(1) Symbol Parameter Conditions Min Max Unit - Frequency ratio PSSI_PDCK/fHCLK -0.4 - PSSI_PDCK PSSI clock input 1.71 V ≤ VDD ≤ 3.6 V - 100 MHz Dpixel PSSI clock input duty cycle - 30 70 % tsu(DATA) Data input setup time 1.71 V ≤ VDD ≤ 3.6 V 2.5 - ns th(DATA) Data input hold time 2.5 - tsu((DE) DE input setup time 1.5 - th(DE) DE input hold time 2 - tov(RDY) RDY output valid time - 16.5 toh(RDY) RDY output hold time 5.5 - 1. Evaluated by characterization - Not tested in production. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |