| 전자부품 데이터시트 검색엔진 |
|
STM32H533CE 데이터시트(PDF) 38 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32H533CE 데이터시트(HTML) 38 Page - STMicroelectronics |
|
38 / 231 page ![]() Functional overview STM32H533xx 38/231 DS14539 Rev 1 3.21 Delay block (DLYB) The delay block (DLYB) is used to generate an output clock dephased from the input clock. The phase of the output clock must be programmed by the user application. The output clock is then used to clock the data received by another peripheral such as an SDMMC or Octo-SPI interface. The delay is voltage and temperature dependent, that may require the application to re-configure and recenter the output clock phase with the received data. The delay block main features are: • Input clock frequency ranging from 25 to 250 MHz • Up to 12 oversampling phases 3.22 Analog-to-digital converter (ADC1 and ADC2) The devices embed two successive approximation analog-to-digital converters. Table 5. ADC features Mode/feature ADC1 ADC2 Resolution 12 bit Maximum sampling speed up to 5 Msps (12-bit resolution) Dual mode operation X Hardware offset calibration X Hardware linearity calibration - Single-end input X Differential input X Injected channel conversion X Oversampling Up to x256 Data register 16 bits Data register FIFO depth 3 stages DMA support X Parallel data output to ADF - Offset compensation X Gain compensation - Number of analog watchdogs 3 Option register X |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |