 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
STM32H533CE 데이터시트(PDF) 177 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32H533CE 데이터시트(HTML) 177 Page - STMicroelectronics |
|
|
177 / 231 page  DS14539 Rev 1 177/231 STM32H533xx Electrical characteristics 200 General PCB design guidelines It is recommended to perform power supply decoupling as shown in Figure 44 or Figure 45, depending on whether VREF+ is connected to VDDA or not. The 100 nF capacitors must be ceramic (good quality), and placed as close as possible to the chip. Figure 44. Power supply and reference decoupling (VREF+ not connected to VDDA) 1. VREF+ input is not available on all packages (refer to Table 15), VREF- is available only on LQFP100 and UFBGA144 packages. When VREF+ is not available, it is internally connected to VSSA. Figure 45. Power supply and reference decoupling (VREF+ connected to VDDA) 1. VREF+ input is not available on all packages (refer to Table 15), VREF- is available only on LQFP100 and UFBGA144 packages. When VREF- is not available, it is internally connected to VSSA. If VREF- is not available, it is connected internally to VDDA. MSv50648V2 1 μF // 100 nF 1 μF // 100 nF STM32 VREF+ (1) VSSA/VREF- (1) VDDA MSv50649V1 1 μF // 100 nF STM32 VREF+/VDDA (1) VREF-/VSSA (1) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
