전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM32H533CE 데이터시트(PDF) 196 Page - STMicroelectronics

부품명 STM32H533CE
상세설명  Arm® Cortex®-M33 32-bit MCUTrustZone® FPU, 375 DMIPS 250 MHz, 512-Kbyte flash, 272-Kbyte RAM, cryptography
PDF  231 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32H533CE 데이터시트(HTML) 196 Page - STMicroelectronics

Back Button STM32H533CE Datasheet HTML 192Page - STMicroelectronics STM32H533CE Datasheet HTML 193Page - STMicroelectronics STM32H533CE Datasheet HTML 194Page - STMicroelectronics STM32H533CE Datasheet HTML 195Page - STMicroelectronics STM32H533CE Datasheet HTML 196Page - STMicroelectronics STM32H533CE Datasheet HTML 197Page - STMicroelectronics STM32H533CE Datasheet HTML 198Page - STMicroelectronics STM32H533CE Datasheet HTML 199Page - STMicroelectronics STM32H533CE Datasheet HTML 200Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 196 / 231 page
background image
Electrical characteristics
STM32H533xx
196/231
DS14539 Rev 1
SD/SDIO MMC card host interface (SDMMC) characteristics
Unless otherwise specified, the parameters given in Table 116 and Table 117 are derived
from tests performed under the ambient temperature, fPCLKx frequency and VDD supply
voltage summarized in Table 20, with the following configuration:
•
Output speed is set to OSPEEDRy[1:0] = 11
•
Capacitive load CL= 30 pF
•
Measurement points are done at CMOS levels: 0.5 VDD
•
I/O compensation cell activated
•
HSLV activated when VDD ≤ 2.7 V
Refer to Section 5.3.14 for more details on the input/output characteristics.
RDCP_DAT
Dedicated charging port resistance
across D+/D-
-
-
-
200
Ω
VLGC_HI
Logic high
-
2.0
-
3.6
V
VLGC_LOW
Logic low
-
-
-
0.8
VLGC
Logic threshold
-
0.8
-
2.0
VDAT_REF
Data detect voltage
-
0.25
-
0.4
VDP_SRC
D+ source voltage
-
0.5
-
0.7
VDM_SRC
D- source voltage
-
0.5
-
0.7
IDP_SINK
D+ sink current
-
25
-
175
μA
IDM_SINK
D- sink current
-
25
-
175
1. Specified by design - Not tested in production.
Table 116. Dynamic characteristics: SD/MMC characteristics, VDD = 2.7 to 3.6 V(1)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fPP(2)
Clock frequency in data transfer mode
-
-
-
130/6
(3)
MHz
tW(CKL) Clock low time
fPP =52MHz
8.5
9.5
-
ns
tW(CKH) Clock high time
8.5
9.5
-
CMD, D inputs (referenced to CK) in eMMC legacy/SDR/DDR and SD HS/SDR(4)/DDR(4) mode
tISU
Input setup time HS
-
3
-
-
ns
tIH
Input hold time HS
-
1
-
-
tIDW(5)
Input valid window (variable window)
-
4.5
-
-
CMD, D outputs (referenced to CK) in eMMC legacy/SDR/DDR and SD HS/SDR(4)/DDR(4) mode
tOV
Output valid time HS
-
-
6.5
7/38(3)
ns
tOH
Output hold time HS
-
3.5
-
-
Table 115. USB BCD DC electrical characteristics(1) (continued)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com