| 전자부품 데이터시트 검색엔진 |
|
GD32H757ZMT7 데이터시트(PDF) 103 Page - GigaDevice Semiconductor (Beijing) Inc. |
|
|
|||||||||||||||||||||||||||||
GD32H757ZMT7 데이터시트(HTML) 103 Page - GigaDevice Semiconductor (Beijing) Inc. |
|
103 / 151 page ![]() GD32H757xx Datasheet 102 Symbol Parameter Conditions Min Typ Max Unit VDD VCO freq = 100 MHz — 0.3 — JitterPLL(2) Cycle to cycle Jitter(rms) fPLL_OUT = fVCO_OUT/10 fVCO_OUT = 100 MHz — 100 — ps fVCO_OUT = 400 MHz — 19 — fVCO_OUT = 800 MHz — 16 — Period jitter(rms) fVCO_OUT = 100 MHz — 80 — fVCO_OUT = 400 MHz — 12 — fVCO_OUT = 800 MHz — 10 — (1) Value guaranteed by design, not 100% tested in production. (2) Value guaranteed by characterization, not 100% tested in production. Table 4-24. PLL0/1/2 characteristics (narrow VCO frequency range) Symbol Parameter Conditions Min Typ Max Unit fPLLIN(1) PLL input clock frequency — 1 — 2 MHz PLL input clock duty cycle — 10 — 90 % fVCO(1) PLL VCO output clock frequency — 100 — 500 MHz tLOCK(2) PLL lock time — — 200 500 μs IPLL(2) Current consumption on VDD VCO freq = 500 MHz — 1.2 — mA JitterPLL(2) Cycle to cycle Jitter(rms) fPLL_OUT = fVCO_OUT/10 fVCO_OUT = 500 MHz — 16 — ±ps fVCO_OUT = 500 MHz — 10 — (1) Value guaranteed by design, not 100% tested in production. (2) Value guaranteed by characterization, not 100% tested in production . |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |