| 전자부품 데이터시트 검색엔진 |
|
TAS5706PAPR 데이터시트(PDF) 51 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TAS5706PAPR 데이터시트(HTML) 51 Page - Texas Instruments |
|
51 / 62 page ![]() www.ti.com OSCILLATOR TRIM REGISTER (0x1B) Oscillator Trim Enable Procedure Example BKND_ERR REGISTER (0x1C) TAS5706 SLOS550A – DECEMBER 2007 – REVISED DECEMBER 2007 The TAS5706 PWM processor contains an internal oscillator for PLL reference. This reduces system cost because an external reference is not required. Currently, TI recommends a trim resistor value of 18.2 k Ω (1%). This should be connected between OSC_RES and DVSS. The factory-trim procedure simply enables the factory trim that was previously done at the factory. Note that trim always must be run following reset of the device. Write data 0x00 to register 0x1B (enable factory trim). Table 17. Oscillator Trim Register (0x1B) D7 D6 D5 D4 D3 D2 D1 D0 FUNCTION 1 – – – – – – – Reserved (1) – 0 – – – – – – Oscillator trim not done (read-only) (1) – 1 – – – – – – Oscillator trim done (read only) – – 0 0 0 0 – – Reserved (1) – – – – – – 0 – Select factory trim (Write a 0 to select factory trim; default is 1.) – – – – – – 1 – Factory trim disabled (1) – – – – – – – 0 Reserved (1) (1) Default values are in bold. When a back-end error signal is received (BKND_ERR = LOW), all the output stages are reset by setting all PWM, VALID1, and VALID2 signals LOW. Subsequently, the modulator waits approximately for the time listed in Table 18 before initiation of a reset. Table 18. BKND_ERR Register (0x1C) D7 D6 D5 D4 D3 D2 D1 D0 FUNCTION – – – – 0 0 0 0 Set back-end reset period to 0 ms (Reserved) – – – – 0 0 0 1 Set back-end reset period to 150 ms (Reserved) – – – – 0 0 1 0 Set back-end reset period to 299 ms (1) – – – – 0 0 1 1 Set back-end reset period to 449 ms – – – – 0 1 0 0 Set back-end reset period to 598 ms – – – – 0 1 0 1 Set back-end reset period to 748 ms – – – – 0 1 1 0 Set back-end reset period to 898 ms – – – – 0 1 1 1 Set back-end reset period to 1047 ms – – – – 1 0 0 0 Set back-end reset period to 1197 ms – – – – 1 0 0 1 Set back-end reset period to 1346 ms – – – – 1 0 1 0 Set back-end reset period to 1496 ms – – – – 1 0 1 1 Set back-end reset period to 1496 ms – – – – 1 1 – – Set back-end reset period to 1496 ms (1) Default values are in bold. Copyright © 2007, Texas Instruments Incorporated Submit Documentation Feedback 51 Product Folder Link(s): TAS5706 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |