전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TAS5706PAPR 데이터시트(PDF) 8 Page - Texas Instruments

Click here to check the latest version.
부품명 TAS5706PAPR
상세설명  20-W Stereo Digital Audio Power Amplifier with EQ and DRC
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

TAS5706PAPR 데이터시트(HTML) 8 Page - Texas Instruments

Back Button TAS5706PAPR Datasheet HTML 4Page - Texas Instruments TAS5706PAPR Datasheet HTML 5Page - Texas Instruments TAS5706PAPR Datasheet HTML 6Page - Texas Instruments TAS5706PAPR Datasheet HTML 7Page - Texas Instruments TAS5706PAPR Datasheet HTML 8Page - Texas Instruments TAS5706PAPR Datasheet HTML 9Page - Texas Instruments TAS5706PAPR Datasheet HTML 10Page - Texas Instruments TAS5706PAPR Datasheet HTML 11Page - Texas Instruments TAS5706PAPR Datasheet HTML 12Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 62 page
background image
www.ti.com
ABSOLUTE MAXIMUM RATINGS
TAS5706
SLOS550A – DECEMBER 2007 – REVISED DECEMBER 2007
TERMINAL FUNCTIONS (continued)
TERMINAL
TYPE
5-V
TERMINATION
DESCRIPTION
(1)
TOLERANT
(2)
NAME
NO.
RESET
16
DI
5-V
Pullup
Reset, active-low. A system reset is generated by applying a logic low
to this terminal. RESET is an asynchronous control signal that
restores the DAP to its default conditions, sets the VALID outputs low,
and places the PWM in the hard-mute state (stops switching). Master
volume is immediately set to full attenuation. Upon the release of
RESET, if PDN is high, the system performs a 4- to 5-ms device
initialization and sets the volume at mute.
SCL
29
DI
5-V
I2C serial control clock input
SCLK
23
DI
5-V
Serial audio data clock (shift clock). SCLK is the serial audio port input
data bit clock.
SDA
28
DIO
5-V
I2C serial control data interface input/output
SDIN1
25
DI
5-V
Serial audio data-1 input is one of the serial data input ports. SDIN1
supports three discrete (stereo) data formats.
SDIN2
24
DI
5-V
Serial audio data-2 input is one of the serial data input ports. SDIN2
supports three discrete (stereo) data formats.
STEST
31
DI
Test terminal. Connect directly to GND.
SUB_PWM–
39
DO
Subwoofer negative PWM output
SUB_PWM+
40
DO
Subwoofer positive PWM output
TEST2
32
DI
Test terminal. Connect directly to DVDD.
VALID
36
DO
Output indicating validity of ALL PWM channels, active-high. This
terminal is connected to an external power stage. If no external power
stage is used, leave this terminal floating.
VCLAMP_AB
60
P
Internally generated voltage supply for channels A and B gate drive.
Not to be used as a supply or connected to any component other than
the decoupling capacitor
VCLAMP_CD
54
P
Internally generated voltage supply for channels C and D gate drive.
Not to be used as a supply or connected to any component other than
the decoupling capacitor
VR_ANA
14
P
Internally regulated 1.8-V analog supply voltage. This terminal must
not be used to power external devices.
VR_DIG
27
P
Internally regulated 1.8-V digital supply voltage. This terminal must not
be used to power external devices.
VREG_EN
18
DI
Pulldown
Voltage regulator enable. Connect directly to GND.
over operating free-air temperature range (unless otherwise noted)
(1)
VALUE
UNIT
Supply voltage
DVDD, AVDD
–0.3 to 3.6
V
PVCC
-0.3 to 30
V
Input voltage
3.3-V digital input
–0.5 to DVDD + 0.5
V
5-V tolerant(2) digital input
–0.5 to 6
V
Input clamp current, IIK (VI < 0 or VI > 1.8 V
±20
mA
Output clamp current, IOK (VO < 0 or VO > 1.8 V
±20
mA
Operating free-air temperature
0 to 85
°C
Operating junction temperature range
0 to 150
°C
Storage temperature range, Tstg
–40 to 125
°C
(1)
Stresses beyond those listed under absolute ratings may cause permanent damage to the device. These are stress ratings only and
functional operation of the device at these or any other conditions beyond those indicated under recommended operation conditions are
not implied. Exposure to absolute-maximum conditions for extended periods may affect device reliability.
(2)
5-V tolerant inputs are PDN, RESET, MUTE, SCLK, LRCLK, MCLK, SDIN1, SDIN2, SDA, SCL, and HPSEL.
8
Submit Documentation Feedback
Copyright © 2007, Texas Instruments Incorporated
Product Folder Link(s): TAS5706



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com